# **HITACHI**

Rev. 6.0 Sept. 1998

#### **Description**

The HD404358 Series is a 4-bit HMCS400-Series microcomputer designed to increase program productivity and also incorporate large-capacity memory. Each microcomputer has an A/D converter, input capture timer, and two low-power dissipation modes.

The HD404358 Series includes seven chips: the HD404354, HD40A4354 with 4-kword ROM; the HD404356, HD40A4356 with 6-kword ROM; the HD407A4358 with 8-kword ROM; the HD407A4359 with 16-kword PROM.

The HD40A4354, HD40A4356, HA40A4358, and HD407A4359 are high speed versions (minimum instruction cycle time:  $0.47 \mu s$ )

The HD407A4359 is a PROM version (ZTAT™microcomputer). A program can be written to the PROM by a PROM writer, which can dramatically shorten system development periods and smooth the process from debugging to mass production. (The ZTAT™ version is 27256-compatible.)

ZTAT™: Zero Turn Around Time ZTAT is a trademark of Hitachi Ltd.

#### **Features**

- 34 I/O pins
  - One input-only pin
  - 33 input/output pins: 4 pins are intermediate-voltage NMOS open drain with high-current pins (15 mA, max.)
- On-chip A/D converter (8-bit × 8-channel)
  - Low power voltage 2.7 V to 6.0 V
- Three timers
  - One event counter input
  - One timer output
  - One input capture timer
- Eight-bit clock-synchronous serial interface (1 channel)
- Alarm output




- Built-in oscillators
  - Ceramic oscillator or crystal
  - External clock drive is also possible
- Seven interrupt sources
  - Two by external sources
  - Three by timers
  - One by A/D converter
  - One by serial interface
- Two low-power dissipation modes
  - Standby mode
  - Stop mode
- Instruction cycle time
  - 0.47  $\mu$ s (f<sub>OSC</sub> = 8.5 MHz, 1/4 division ratio): HD40A4354, HD40A4356, HD40A4358, HD407A4359
  - $0.8 \mu s$  ( $f_{OSC} = 5 \text{ MHz}$ , 1/4 division ratio): HD404354, HD404356, HD404358

## **Ordering Information**

Туре	Instruction Cycle Time	Product Name	Model Name	ROM (Words)	RAM (Digit)	Package
Mask ROM	Standard versions	HD404354	HD404354S	4,096	384	DP-42S
	$(f_{OSC} = 5 \text{ MHz})$		HD404354H	<del></del>		FP-44A
		HD404356	HD404356S	6,144		DP-42S
			HD404356H	<del></del>		FP-44A
		HD404358	HD404358S	8,192		DP-42S
			HD404358H	<del></del>		FP-44A
	High speed versions	HD40A4354	HD40A4354S	4,096	384	DP-42S
	$(f_{OSC} = 8.5 \text{ MHz})$		HD40A4354H	<del></del>		FP-44A
		HD40A4356	HD40A4356S	6,144		DP-42S
			HD40A4356H	<del></del>		FP-44A
		HD40A4358	HD40A4358S	8,192		DP-42S
			HD40A4358H	<del></del>		FP-44A
ZTAT™	(f <sub>osc</sub> = 8.5 MHz)	HD407A4359	HD407A4359S	16,384	512	DP-42S
			HD407A4359H			FP-44A

#### **Pin Arrangement**




**HITACHI** 

# **Pin Description**

Pin	Numb	e۲
	HULLID	

		Pin Number				
Item	Symbol	DP-42S	FP-44A	I/O	Function	
Power supply	V <sub>cc</sub>	21	16		Applies power voltage	
	GND	10	5		Connected to ground	
Test	TEST	6	1	I	Cannot be used in user applications. Connect this pin to GND.	
Reset	RESET	7	2	I	Resets the MCU	
Oscillator	OSC <sub>1</sub>	8	3	I	Input/output pin for the internal oscillator. Connect these pins to the ceramic oscillator or crystal oscillator, or OSC <sub>1</sub> to an external oscillator circuit.	
	OSC <sub>2</sub>	9	4	0	_	
Port	D <sub>0</sub> –D <sub>8</sub>	22–30	17–21, 23–26	I/O	Input/output pins addressed individually by bits; $D_0-D_8$ are all standard-voltage I/O pins.	
	RA <sub>1</sub>	1	39	I	One-bit standard-voltage input port pin	
	R0 <sub>0</sub> -R1 <sub>3</sub> ,	2–5,	40–43,	I/O	Four-bit input/output pins consisting of standard-voltage	
	R3 <sub>0</sub> -R4 <sub>3</sub> ,	12–19,	7–14		pins	
	R8 <sub>0</sub> -R8 <sub>3</sub>	31–38	27–34			
	R2 <sub>0</sub> -R2 <sub>3</sub>	39–42	35–38	I/O	Four-bit input/output pins consisting of intermediate voltage pins	
Interrupt	$\overline{INT}_{0},\overline{INT}_{1}$	22, 23	17, 18	I	Input pins for external interrupts	
Stop clear	STOPC	26	21	I	Input pin for transition from stop mode to active mode	
Serial Interface	SCK	2	40	I/O	Serial interface clock input/output pin	
	SI	3	41	I	Serial interface receive data input pin	
	SO	4	42	0	Serial interface transmit data output pin	
Timer	TOC	5	43	0	Timer output pin	
	EVNB	24	19	I	Event count input pin	
Alarm	BUZZ	25	20	0	Square waveform output pin	
A/D converter	AV <sub>cc</sub>	20	15		Power supply for the A/D converter. Connect this pin as close as possible to the $V_{\rm cc}$ pin and at the same voltage as $V_{\rm cc}$ . If the power supply voltage to be used for the A/D converter is not equal to $V_{\rm cc}$ , connect a 0.1- $\mu F$ bypass capacitor between the AV $_{\rm cc}$ and AV $_{\rm ss}$ pins. (However, this is not necessary when the AV $_{\rm cc}$ pin is directly connected to the V $_{\rm cc}$ pin.)	
	AV <sub>SS</sub>	11	6		Ground for the A/D converter. Connect this pin as close as possible to GND at the same voltage as GND.	
	AN <sub>0</sub> –AN <sub>7</sub>	12–19	7–14	I	Analog input pins for the A/D converter	
· · · · · · · · · · · · · · · · · · ·						

## **Block Diagram**



#### **Memory Map**

#### **ROM Memory Map**

The ROM memory map is shown in figure 1 and described below.

**Vector Address Area** (\$0000-\$000F): Reserved for JMPL instructions that branch to the start addresses of the reset and interrupt routines. After MCU reset or an interrupt, program execution continues from the vector address.

**Zero-Page Subroutine Area** (\$0000-\$003F): Reserved for subroutines. The program branches to a subroutine in this area in response to the CAL instruction.

Pattern Area (\$0000-\$0FFF): Contains ROM data that can be referenced with the P instruction.

Program Area (\$0000-\$0FFF (HD404354, HD40A4354), \$0000-\$17FF (HD404356, HD40A4356), \$0000-\$1FFF (HD404358, HD40A4358), \$0000-\$3FFF (HD407A4359)): The entire ROM area can be used for program coding.




Figure 1 ROM Memory Map

#### **RAM Memory Map**

The HD404354, HD40A4354, HD40A4356, HD40A4356, HD40A4358 and HD40A4358 MCUs contain 384-digit × 4-bit RAM areas. The HD407A4359 MCU contain 512-digit × 4-bit RAM areas. Both of these RAM areas consist of a memory register area, a data area, and a stack area. In addition, an interrupt control bits area, special function register area, and register flag area are mapped onto the same RAM memory space labeled as a RAM-mapped register area. The RAM memory map is shown in figure 2 and described below.

#### RAM-Mapped Register Area (\$000-\$03F):

• Interrupt Control Bits Area (\$000–\$003)

using the instructions are shown in figure 4.

- This area is used for interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/ SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.
- Special Function Register Area (\$004-\$01F, \$024-\$03F)
   This area is used as mode registers and data registers for external interrupts, serial interface, timer/counters, A/D converter, and as data control registers for I/O ports. The structure is shown in figures 2 and 5. These registers can be classified into three types: write-only (W), read-only (R), and read/write (R/W). RAM bit manipulation instructions cannot be used for these registers.
- Register Flag Area (\$020–\$023)
   This area is used for the DTON, WDON, and other register flags and interrupt control bits (figure 3).
   These bits can be accessed only by RAM bit manipulation instructions (SEM/ SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on

**Memory Register (MR) Area (\$040–\$04F):** Consisting of 16 addresses, this area (MR0–MR15) can be accessed by register-register instructions (LAMR and XMRA). The structure is shown in figure 6.

Data Area (\$050-\$17F for HD404354/HD40A4354/HD40A4356/HD40A4356/HD40A4358/HD40A4358, \$050-\$1FF for HD407A4359)

**Stack Area (\$3C0-\$3FF):** Used for saving the contents of the program counter (PC), status flag (ST), and carry flag (CA) at subroutine call (CAL or CALL instruction) and for interrupts. This area can be used as a 16-level nesting subroutine stack in which one level requires four digits. The data to be saved and the save conditions are shown in figure 6.

The program counter is restored by either the RTN or RTNI instruction, but the status and carry flags can only be restored by the RTNI instruction. Any unused space in this area is used for data storage.

#### **RAM Memory Map**




Figure 2 RAM Memory Map




Figure 3 Configuration of Interrupt Control Bits and Register Flag Areas

	SEM/SEMD	REM/REMD	TM/TMD	
ΙE				
IM	Allowed	Allowed	Allowed	
IAOF				
IF				
ICSF	Not executed	Allowed	Allowed	
ICEF	Not executed			
RAME				
RSP	Not executed	Allowed	Inhibited	
WDON	Allowed	Not executed	Inhibited	
ADSF	Allowed	Inhibited	Allowed	
Not used	Not executed	Not executed	Inhibited	

Note: WDON is reset by MCU reset or by STOPC enable for stop mode cancellation.

The REM or REMD instruction must not be executed for ADSF during A/D conversion. If the TM or TMD instruction is executed for the inhibited bits or non-existing bits, the value in ST becomes invalid.

Figure 4 Usage Limitations of RAM Bit Manipulation Instructions




Figure 5 Special Function Register Area




Figure 6 Configuration of Memory Registers and Stack Area, and Stack Position

## **Functional Description**

#### **Registers and Flags**

The MCU has nine registers and two flags for CPU operations. They are shown in figure 7 and described below.




Figure 7 Registers and Flags

**Accumulator** (A), B Register (B): Four-bit registers used to hold the results from the arithmetic logic unit (ALU) and transfer data between memory, I/O, and other registers.

W Register (W), X Register (X), Y Register (Y): Two-bit (W) and four-bit (X and Y) registers used for indirect RAM addressing. The Y register is also used for D-port addressing.

SPX Register (SPX), SPY Register (SPY): Four-bit registers used to supplement the X and Y registers.

**Carry Flag (CA):** One-bit flag that stores any ALU overflow generated by an arithmetic operation. CA is affected by the SEC, REC, ROTL, and ROTR instructions. A carry is pushed onto the stack during an interrupt and popped from the stack by the RTNI instruction—but not by the RTN instruction.

Status Flag (ST): One-bit flag that latches any overflow generated by an arithmetic or compare instruction, not-zero decision from the ALU, or result of a bit test. ST is used as a branch condition of the BR, BRL, CAL, and CALL instructions. The contents of ST remain unchanged until the next arithmetic, compare, or bit test instruction is executed, but become 1 after the BR, BRL, CAL, or CALL instruction is read, regardless of whether the instruction is executed or skipped. The contents of ST are pushed onto the stack during an interrupt and popped from the stack by the RTNI instruction—but not by the RTN instruction.

**Program Counter (PC):** 14-bit binary counter that points to the ROM address of the instruction being executed.

**Stack Pointer (SP):** Ten-bit pointer that contains the address of the stack area to be used next. The SP is initialized to \$3FF by MCU reset. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is popped from the stack. The top four bits of the SP are fixed at 1111, so a stack can be used up to 16 levels.

The SP can be initialized to \$3FF in another way: by resetting the RSP bit with the REM or REMD instruction.

#### Reset

The MCU is reset by inputting a high-level voltage to the  $\overline{RESET}$  pin. At power-on or when stop mode is cancelled,  $\overline{RESET}$  must be high for at least one  $t_{RC}$  to enable the oscillator to stabilize. During operation,  $\overline{RESET}$  must be high for at least two instruction cycles.

Initial values after MCU reset are listed in table 1.

#### **Interrupts**

The MCU has 7 interrupt sources: two external signals ( $\overline{INT}_0$  and  $\overline{INT}_1$ ), three timer/counters (timers A, B, and C), serial interface, and A/D converter.

An interrupt request flag (IF), interrupt mask (IM), and vector address are provided for each interrupt source, and an interrupt enable flag (IE) controls the entire interrupt process.

**Interrupt Control Bits and Interrupt Processing:** Locations \$000 to \$003 in RAM are reserved for the interrupt control bits which can be accessed by RAM bit manipulation instructions.

The interrupt request flag (IF) cannot be set by software. MCU reset initializes the interrupt enable flag (IE) and the IF to 0 and the interrupt mask (IM) to 1.

A block diagram of the interrupt control circuit is shown in figure 8, interrupt priorities and vector addresses are listed in table 2, and interrupt processing conditions for the 7 interrupt sources are listed in table 3.

An interrupt request occurs when the IF is set to 1 and the IM is set to 0. If the IE is 1 at that point, the interrupt is processed. A priority programmable logic array (PLA) generates the vector address assigned to that interrupt source.

The interrupt processing sequence is shown in figure 9 and an interrupt processing flowchart is shown in figure 10. After an interrupt is acknowledged, the previous instruction is completed in the first cycle. The IE is reset in the second cycle, the carry, status, and program counter values are pushed onto the stack during the second and third cycles, and the program jumps to the vector address to execute the instruction in the third cycle.

Program the JMPL instruction at each vector address, to branch the program to the start address of the interrupt program, and reset the IF by a software instruction within the interrupt program.

 Table 1
 Initial Values After MCU Reset

Item		Abbr.	Initial Value	Contents
Program cour	nter	(PC)	\$0000	Indicates program execution point from start address of ROM area
Status flag		(ST)	1	Enables conditional branching
Stack pointer		(SP)	\$3FF	Stack level 0
Interrupt flags/mask	Interrupt enable flag	(IE)	0	Inhibits all interrupts
	Interrupt request flag	(IF)	0	Indicates there is no interrupt request
	Interrupt mask	(IM)	1	Prevents (masks) interrupt requests
I/O	Port data register	(PDR)	All bits 1	Enables output at level 1
	Data control register	(DCD0 - DCD1)	All bits 0	Turns output buffer off (to high impedance)
		(DCD2)	0	_
		(DCR0 – DCR4, DCR8)	All bits 0	
	Port mode register A	(PMRA)	0000	Refer to description of port mode register A
	Port mode register B bits 2–0	(PMRB2 – PMRB0)	000	Refer to description of port mode register B
	Port mode register C	(PMRC)	00 - 0	Refer to description of port mode register C
Timer/ counters, serial interface	Timer mode register A	(TMA)	- 000	Refer to description of timer mode register A
	Timer mode register B1	(TMB1)	0000	Refer to description of timer mode register B1
	Timer mode register B2	(TMB2)	- 000	Refer to description of timer mode register B2
	Timer mode register C	(TMC)	0000	Refer to description of timer mode register C
	Serial mode register	(SMR)	0000	Refer to description of serial mode register
	Prescaler S	(PSS)	\$000	_
	Timer counter A	(TCA)	\$00	_
	Timer counter B	(TCB)	\$00	<del>-</del>
	Timer counter C	(TCC)	\$00	_
	Timer write register B	(TWBU, TWBL)	\$X0	_
	Timer write register C	(TWCU, TWCL)	\$X0	_
	Octal counter		000	_

Item		Abbr.	Initial Value	Contents
A/D	A/D mode register 1	(AMR1)	0000	Refer to description of A/D mode register
	A/D mode register 2	(AMR2)	00	_
	A/D channel register	(ACR)	- 000	Refer to description of A/D channel register
	A/D data register	(ADRL)	0000	Refer to description of A/D data register
		(ADRU)	1000	_
Bit registers	Watchdog timer on flag	(WDON)	0	Refer to description of timer C
	A/D start flag	(ADSF)	0	Refer to description of A/D converter
	I <sub>AD</sub> off flag	(IAOF)	0	Refer to the description of A/D converter
	Input capture status flag	(ICSF)	0	Refer to description of timer B
	Input capture error flag	(ICEF)	0	Refer to description of timer B
Others	Miscellaneous register	(MIS)	00	Refer to description of operating modes, I/O, and serial interface

Notes: 1. The statuses of other registers and flags after MCU reset are shown in the following table.

2. X indicates invalid value. – indicates that the bit does not exist.

Item	Abbr.	Status After Cancellation of Stop Mode by STOPC Input	Status After all Other Types of Reset
Carry flag	(CA)	Pre-stop-mode values are not guaranteed; values must be initialized by program	Pre-MCU-reset values are not guaranteed; values must be initialized by program
Accumulator	(A)		
B register	(B)	_	
W register	(W)	_	
X/SPX register	(X/SPX)	_	
Y/SPY register	(Y/SPY)	_	
Serial data register	(SRL, SRU)	_	
RAM		Pre-stop-mode values are retained	_
RAM enable flag	(RAME)	1	0
Port mode register B bit 3	(PMRB3)	Pre-stop-mode values are retained	0

Table 2 Vector Addresses and Interrupt Priorities

Reset/Interrupt	Priority	Vector Address
RESET, STOPC*	_	\$0000
ĪNT <sub>0</sub>	1	\$0002
ĪNT <sub>1</sub>	2	\$0004
Timer A	3	\$0006
Timer B	4	\$0008
Timer C	5	\$000A
A/D	6	\$000C
Serial	7	\$000E

Note: \*The STOPC interrupt request is valid only in stop mode.




Figure 8 Interrupt Control Circuit

Table 3 Interrupt Processing and Activation Conditions

## **Interrupt Source**

	ĪNT₀	ĪNT₁	Timer A	Timer B	Timer C	A/D	Serial
IE	1	1	1	1	1	1	1
IF0 · ĪMO	1	0	0	0	0	0	0
IF1 · ĪM1	*	1	0	0	0	0	0
IFTA · ĪMTA	*	*	1	0	0	0	0
IFTB · ĪMTB	*	*	*	1	0	0	0
IFTC · IMTC	*	*	*	*	1	0	0
IFAD · ĪMAD	*	*	*	*	*	1	0
IFS · ĪMS	*	*	*	*	*	*	1

Note: Bits marked \* can be either 0 or 1. Their values have no effect on operation.




Figure 9 Interrupt Processing Sequence




Figure 10 Interrupt Processing Flowchart

**Interrupt Enable Flag (IE: \$000, Bit 0):** Controls the entire interrupt process. It is reset by the interrupt processing and set by the RTNI instruction, as listed in table 4.

Table 4 Interrupt Enable Flag (IE: \$000, Bit 0)

IE	Interrupt Enabled/Disabled
0	Disabled
1	Enabled

External Interrupts ( $\overline{INT}_0$ ,  $\overline{INT}_1$ ): Two external interrupt signals.

External Interrupt Request Flags (IF0: \$000, Bit 2; IF1: \$001, Bit 0): IF0 and IF1 are set at the rising edge of signals input to  $\overline{INT}_0$  and  $\overline{INT}_1$ , as listed in table 5.

Table 5 External Interrupt Request Flags (IF0: \$000, Bit2; IF1: \$001, Bit 0)

IF0, IF1	Interrupt Request
0	No
1	Yes

External Interrupt Masks (IM0: \$000, Bit 3; IM1: \$001, Bit 1): Prevent (mask) interrupt requests caused by the corresponding external interrupt request flags, as listed in table 6.

Table 6 External Interrupt Masks (IM0: \$000, Bit 3; IM1: \$001, Bit 1)

IMO, IM1	Interrupt Request
0	Enabled
1	Disabled (masked)

**Timer A Interrupt Request Flag (IFTA: \$001, Bit 2):** Set by overflow output from timer A, as listed in table 7.

Table 7 Timer A Interrupt Request Flag (IFTA: \$001, Bit 2)

IFTA	Interrupt Request
0	No
1	Yes

**Timer A Interrupt Mask (IMTA: \$001, Bit 3):** Prevents (masks) an interrupt request caused by the timer A interrupt request flag, as listed in table 8.

Table 8	Timer A Interrupt Mask (IMTA: \$001, Bit 3)
IMTA	Interrupt Request
0	Enabled
1	Disabled (masked)

**Timer B Interrupt Request Flag (IFTB: \$002, Bit 0):** Set by overflow output from timer B, as listed in table 9.

Table 9 Timer B Interrupt Request Flag (IFTB: \$002, Bit 0)

IFTB	Interrupt Request
0	No
1	Yes

**Timer B Interrupt Mask (IMTB: \$002, Bit 1):** Prevents (masks) an interrupt request caused by the timer B interrupt request flag, as listed in table 10.

Table 10 Timer B Interrupt Mask (IMTB: \$002, Bit 1)

IMTB	Interrupt Request
0	Enabled
1	Disabled (masked)

**Timer C Interrupt Request Flag (IFTC: \$002, Bit 2):** Set by overflow output from timer C, as listed in table 11.

Table 11 Timer C Interrupt Request Flag (IFTC: \$002, Bit 2)

IFTC	Interrupt Request
0	No
1	Yes

**Timer C Interrupt Mask (IMTC: \$002, Bit 3):** Prevents (masks) an interrupt request caused by the timer C interrupt request flag, as listed in table 12.

Table 12 Timer C Interrupt Mask (IMTC: \$002, Bit 3)

IMTC	Interrupt Request
0	Enabled
1	Disabled (masked)

Serial Interrupt Request Flag (IFS: \$003, Bit 2): Set when data transfer is completed or when data transfer is suspended, as listed in table 13.

Table 13 Serial Interrupt Request Flag (IFS: \$003, Bit 2)

IFS	Interrupt Request
0	No
1	Yes

**Serial Interrupt Mask (IMS: \$003, Bit 3):** Prevents (masks) an interrupt request caused by the serial interrupt request flag, as listed in table 14.

Table 14 Serial Interrupt Mask (IMS: \$003, Bit 3)

Mask IMS	Interrupt Request		
0	Enabled		
1	Disabled (masked)		

**A/D Interrupt Request Flag (IFAD: \$003, Bit 0):** Set at the completion of A/D conversion, as listed in table 15.

Table 15 A/D Interrupt Request Flag (IFAD: \$003, Bit 0)

IFAD	Interrupt Request
0	No
1	Yes

**A/D Interrupt Mask (IMAD: \$003, Bit 1):** Prevents (masks) an interrupt request caused by the A/D interrupt request flag, as listed in table 16.

Table 16 A/D Interrupt Mask (IMAD: \$003, Bit 1)

IMAD	Interrupt Request		
0	Enabled		
1	Disabled (masked)		

## **Operating Modes**

The MCU has three operating modes as shown in table 17. The operations in each mode are listed in tables 18 and 19. Transitions between operating modes are shown in figure 11.

Table 17 Operating Modes and Clock Status

_	_				-			
N	л	$\mathbf{a}$	М	Δ	N	ıa	m	

		Active	Standby	Stop
Activation method		RESET cancellation, interrupt request, STOPC cancellation in stop mode	SBY instruction	STOP instruction
Status	System oscillator	OP	OP Stopped	
Cancellation method		RESET input, STOP/ SBY instruction	RESET input, interrupt request	RESET input, STOPC input in stop mode

Note: OP implies in operation

**Table 18** Operations in Low-Power Dissipation Modes

Function	Stop Mode	Standby Mode
CPU	Reset	Retained
RAM	Retained	Retained
Timer A	Reset	OP
Timer B	Reset	OP
Timer C	Reset	OP
Serial	Reset	OP
A/D	Reset	OP
I/O	Reset	Retained

Note: OP implies in operation

Table 19 I/O Status in Low-Power Dissipation Modes

Output	Input		
Standby Mode	Stop Mode	Active Mode	
_	_	Input enabled	
Retained or output of peripheral functions	High impedance	Input enabled	
	Standby Mode  Retained or output of	Standby Mode Stop Mode  Retained or output of High impedance	Standby Mode Stop Mode Active Mode  — Input enabled  Retained or output of High impedance Input enabled




Figure 11 MCU Status Transitions

**Active Mode:** All MCU functions operate according to the clock generated by the system oscillator  $OSC_1$  and  $OSC_2$ .

**Standby Mode:** In standby mode, the oscillators continue to operate, but the clocks related to instruction execution stop. Therefore, the CPU operation stops, but all RAM and register contents are retained, and the D or R port status, when set to output, is maintained. Peripheral functions such as interrupts, timers, and serial interface continue to operate. The power dissipation in this mode is lower than in active mode because the CPU stops.

The MCU enters standby mode when the SBY instruction is executed in active mode.

Standby mode is terminated by a  $\overline{RESET}$  input or an interrupt request. If it is terminated by  $\overline{RESET}$  input, the MCU is reset as well. After an interrupt request, the MCU enters active mode and executes the next instruction after the SBY instruction. If the interrupt enable flag is 1, the interrupt is then processed; if it is 0, the interrupt request is left pending and normal instruction execution continues. A flowchart of operation in standby mode is shown in figure 12.




Figure 12 MCU Operation Flowchart

**Stop Mode:** In stop mode, all MCU operations stop and RAM data is retained. Therefore, the power dissipation in this mode is the least of all modes. The OSC<sub>1</sub> and OSC<sub>2</sub> oscillator stops.

Stop mode is terminated by a  $\overline{RESET}$  input or a  $\overline{STOPC}$  input as shown in figure 13.  $\overline{RESET}$  or  $\overline{STOPC}$  must be applied for at least one  $t_{RC}$  to stabilize oscillation (refer to the AC Characteristics section). When the MCU restarts after stop mode is cancelled, all RAM contents before entering stop mode are retained, but the accuracy of the contents of the accumulator, B register, W register, X/SPX register, Y/SPY register, carry flag, and serial data register cannot be guaranteed.




Figure 13 Timing of Stop Mode Cancellation

**Stop Mode Cancellation by STOPC:** The MCU enters active mode from stop mode by inputting STOPC as well as by  $\overline{RESET}$ . In either case, the MCU starts instruction execution from the starting address (address 0) of the program. However, the value of the RAM enable flag (RAME: \$021, bit 3) differs between cancellation by  $\overline{STOPC}$  and by  $\overline{RESET}$ . When stop mode is cancelled by  $\overline{RESET}$ , RAME = 0; when cancelled by  $\overline{STOPC}$ , RAME = 1.  $\overline{RESET}$  can cancel all modes, but  $\overline{STOPC}$  is valid only in stop mode;  $\overline{STOPC}$  input is ignored in other modes. Therefore, when the program requires to confirm that stop mode has been cancelled by  $\overline{STOPC}$  (for example, when the RAM contents before entering stop mode is used after transition to active mode), execute the TEST instruction to the RAM enable flag (RAME) at the beginning of the program.

MCU Operation Sequence: The MCU operates in the sequence shown in figure 15. It is reset by an asynchronous  $\overline{\text{RESET}}$  input, regardless of its status.

The low-power mode operation sequence is shown in figure 16. With the IE flag cleared and an interrupt flag set together with its interrupt mask cleared, if a STOP/SBY instruction is executed, the instruction is cancelled (regarded as an NOP) and the following instruction is executed. Before executing a STOP/SBY instruction, make sure all interrupt flags are cleared or all interrupts are masked.




Figure 14 MCU Operating Sequence (Power On)




Figure 15 MCU Operating Sequence (MCU Operation Cycle)




Figure 16 MCU Operating Sequence (Low-Power Mode Operation)

#### **Internal Oscillator Circuit**

A block diagram of the clock generation circuit is shown in figure 17. As shown in table 20, a ceramic oscillator or crystal oscillator can be connected to  $OSC_1$  and  $OSC_2$ . The system oscillator can also be operated by an external clock. See figure 18 for the layout of crystal and ceramic oscillator.




Figure 17 Clock Generation Circuit




Figure 18 Typical Layout of Crystal and Ceramic Oscillator

**Table 20** Oscillator Circuit Examples

#### **Circuit Configuration Circuit Constants** External clock External operation OSC<sub>1</sub> oscillator OSC<sub>2</sub> Open Ceramic oscillator Ceramic oscillator: $C_1$ (OSC<sub>1</sub>, OSC<sub>2</sub>) CSA4.00MG OSC<sub>1</sub> (Murata) Ceramic = R<sub>f</sub>≩ $R_f = 1 M\Omega \pm 20\%$ OSC<sub>2</sub> $C_1 = C_2 = 30 \text{ pF } \pm 20\%$ $C_2$ **GND** Crystal oscillator $R_f = 1 M\Omega \pm 20\%$ $C_1$ (OSC<sub>1</sub>, OSC<sub>2</sub>) $C_1 = C_2 = 10 \text{ to } 22 \text{ pF } \pm 20\%$ OSC<sub>1</sub> Crystal: Equivalent to circuit Crystal = R<sub>f</sub>≨ shown below $C_0 = 7 pF max.$ OSC<sub>2</sub> $R_s = 100 \Omega$ max. $C_2$ 7/7 **GND** $C_S$ $R_S$ - OSC<sub>2</sub> $C_{O}$

Notes: 1. Since the circuit constants change depending on the crystal or ceramic oscillator and stray capacitance of the board, the user should consult with the crystal or ceramic oscillator manufacturer to determine the circuit parameters.

2. Wiring among OSC<sub>1</sub>, OSC<sub>2</sub>, and elements should be as short as possible, and must not cross other wiring (see figure 18).

## Input/Output

The MCU has 33 input/output pins ( $D_0$ – $D_8$ , R0–R4, R8) and an input pin (RA<sub>1</sub>). The features are described below.

- Four pins (R2<sub>0</sub>–R2<sub>3</sub>) are high-current (15 mA max) input/output with intermediate voltage NMOS open drain pins.
- The D<sub>0</sub>-D<sub>4</sub>, R0, R3-R4 input/output pins are multiplexed with peripheral function pins such as for the timers or serial interface. For these pins, the peripheral function setting is done prior to the D or R port setting. Therefore, when a peripheral function is selected for a pin, the pin function and input/output selection are automatically switched according to the setting.
- Input or output selection for input/output pins and port or peripheral function selection for multiplexed pins are set by software.
- Peripheral function output pins are CMOS output pins. Only the R0<sub>2</sub>/SO pin can be set to NMOS opendrain output by software.
- In stop mode, the MCU is reset, and therefore peripheral function selection is cancelled. Input/output pins are in high-impedance state.
- Each input/output pin except for R2 has a built-in pull-up MOS, which can be individually turned on or off by software.

I/O buffer configuration is shown in figure 19, programmable I/O circuits are listed in table 21, and I/O pin circuit types are shown in table 22.

Table 21 Programmable I/O Circuits

MIS3 (bit 3 of MIS)		0			1				
DCD, DCR		0		1		0		1	
PDR		0	1	0	1	0	1	0	1
CMOS buffer	PMOS	_	_	_	On	_	_	_	On
	NMOS	_	_	On	_	_	_	On	_
Pull-up MOS		_	_	_	_	_	On	_	On

Note: — indicates off status.






Figure 19 I/O Buffer Configuration

Table 22 Circuit Configurations of I/O Pins



Notes on next page.



Notes: 1. In stop mode, the MCU is reset and the peripheral function selection is cancelled. The HLT signal goes low, and input/output pins enter the high-impedance state.

2. The  $\overline{HLT}$  signal is 1 in active and standby modes.

#### **Evaluation Chip Set and ZTAT™/Mask ROM Product Differences**

As shown in figure 20, the NMOS intermediate breakdown voltage open drain pin circuit in the evaluation chip set differs from that used in the ZTAT™ microcomputer and built-in mask ROM microcomputer products.

Please note that although these outputs in the ZTAT™ microcomputer and built-in mask ROM microcomputer products can be set to high impedance by the combinations shown in table 23, these outputs cannot be set to high impedance in the evaluation chip set.

**Table 23** Program Control of High Impedance States

Register	Set Value		
DCR	0	1	
PDR	*	1	

Notes: \* An asterisk indicates that the value may be either 0 or 1 and has no influence on circuit operation.

This applies to the ZTAT™ and built-in mask ROM microcomputer NMOS open drain pins.




Figure 20 NMOS Intermediate Breakdown Voltage Open Drain Pin Circuits

**D Port** ( $\mathbf{D}_0 - \mathbf{D}_8$ ): Consist of 9 input/output pins addressed by one bit.

Pins  $D_0$ – $D_8$  are set by the SED and SEDD instructions, and reset by the RED and REDD instructions. Output data is stored in the port data register (PDR) for each pin. All pins  $D_0$ – $D_8$  are tested by the TD and TDD instructions.

The on/off statuses of the output buffers are controlled by D-port data control registers (DCD0–DCD2: \$02C–\$02E) that are mapped to memory addresses (figure 21).

Pins D0–D2, D4 are multiplexed with peripheral function pins  $\overline{\text{INT0}}$ ,  $\overline{\text{INT1}}$ , EVNB, and  $\overline{\text{STOPC}}$ , respectively. The peripheral function modes of these pins are selected by bits 0–3 (PMRB0–PMRB3) of port mode register B (PMRB: \$024) (figure 22).

Pin  $D_3$  is multiplexed with peripheral function pin BUZZ. The peripheral function mode of this pin is selected by bit 3 (PMRA3) of port mode register A (PMRA: \$004) (figure 23).

**R Ports** (**R0**<sub>0</sub>–**R4**<sub>3</sub>, **R8**): 24 input/output pins addressed in 4-bit units. Data is input to these ports by the LAR and LBR instructions, and output from them by the LRA and LRB instructions. Output data is stored in the port data register (PDR) for each pin. The on/off statuses of the output buffers of the R ports are controlled by R-port data control registers (DCR0–DCR4: \$030–\$034, DCR8: \$038) that are mapped to memory addresses (figure 21).

Pin  $R0_0$  is multiplexed with peripheral function pin  $\overline{SCK}$ . The peripheral function mode of this pin is selected by bit 3 (SMR3) of serial mode register (SMR: \$005) (figure 24).

Pins  $R0_1$ – $R0_3$  are multiplexed with peripheral pins SI, SO and TOC, respectively. The peripheral function modes of these pins are selected by bits 0–2 (PMRA0–PMRA2) of port mode register A (PMRA: \$004), as shown in figures 23.

Port R3 is multiplexed with peripheral function pins  $AN_0$ - $AN_3$ , respectively. The peripheral function modes of these pins can be selected by individual pins, by setting A/D mode register 1 (AMR1: \$019) (figure 25).

Ports R4 is multiplexed with peripheral function pins  $AN_4$ - $AN_7$ , respectively. The peripheral function modes of these pins can be selected in 4-pin units by setting bit 1 (AMR21) of A/D mode register 2 (AMR2: \$01A) (figure 26).

**Pull-Up MOS Transistor Control:** A program-controlled pull-up MOS transistor is provided for each input/output pin. The on/off status of all these transistors is controlled by bit 3 (MIS3) of the miscellaneous register (MIS: \$00C), and the on/off status of an individual transistor can also be controlled by the port data register (PDR) of the corresponding pin—enabling on/off control of that pin alone (table 21 and figure 27).

The on/off status of each transistor and the peripheral function mode of each pin can be set independently.

How to Deal with Unused I/O Pins: I/O pins that are not needed by the user system (floating) must be connected to  $V_{CC}$  to prevent LSI malfunctions due to noise. These pins must either be pulled up to  $V_{CC}$  by their pull-up MOS transistors or by resistors of about  $100 \text{ k}\Omega$ .

	Data control register		(DCD0 to 2: \$02C to \$02E) (DCR0 to 4: \$030 to \$034,			DCR8: \$038)
	DCD0, DCD2,	DCR0 to D	CR4, DC	R8		
	Bit	3 2 1 0		0		
	Initial value	0	0	0	0	
	Read/Write	W	W	W	W	
	Bit name	DCD03, DCD13, DCR03- DCR43, DCR83	DCD12, DCR02– DCR42,	DCD11, DCR01- DCR41,	DCD20, DCR00-	
	Bits 0 to 3	CMOS Buf	fer On/O	ff Selection	on	
	0 Off (hig		impedance)			
	1	On				
Correspondence l	petween ports and	d DCD/DCR <b>Bit</b>		Bit 1		Bit 0
DCD0	D <sub>3</sub>	D <sub>2</sub>		D <sub>1</sub>		D <sub>0</sub>
DCD1	D <sub>7</sub>	D <sub>6</sub>		D <sub>5</sub>		D <sub>4</sub>
DCD2	Not used	Not	used	Not	used	D <sub>8</sub>
DCR0	R0 <sub>3</sub>	R0 <sub>2</sub>	!	R0 <sub>1</sub>		R0 <sub>0</sub>
DOD4	R1 <sub>3</sub>	R1 <sub>2</sub>	!	R1 <sub>1</sub>		R1 <sub>0</sub>
DCR1				R2 <sub>1</sub>		R2 <sub>0</sub>
	R2 <sub>3</sub>	R2 <sub>2</sub>	!	1121		· ·U
DCR2	R2 <sub>3</sub> R3 <sub>3</sub>	R2 <sub>2</sub>		R3 <sub>1</sub>		R3 <sub>0</sub>
DCR1 DCR2 DCR3 DCR4		_	!	•		

Figure 21 Data Control Registers (DCD, DCR)




Figure 22 Port Mode Register B (PMRB)




Figure 23 Port Mode Register A (PMRA)




Figure 24 Serial Mode Register (SMR)




Figure 25 A/D Mode Register 1 (AMR1)




Figure 26 A/D Mode Register 2 (AMR2)




Figure 27 Miscellaneous Register (MIS)

### **Prescalers**

The MCU has a built-in prescaler labeled as prescaler S (PSS).

The prescalers operating conditions are listed in table 24, and the prescalers output supply is shown in figure 28. The timers A–C input clocks except external events, the serial transmit clock except the external clock are selected from the prescaler outputs, depending on corresponding mode registers.

### **Prescaler Operation**

**Prescaler S:** 11-bit counter that inputs the system clock signal. After being reset to \$000 by MCU reset, prescaler S divides the system clock.

**Table 24** Prescaler Operating Conditions

Prescaler	Input Clock	Reset Conditions	Stop Conditions
Prescaler S	System clock	MCU reset	MCU reset, stop mode




Figure 28 Prescaler Output Supply

### **Timers**

The MCU has four timer/counters (A to C).

Timer A: Free-running timerTimer B: Multifunction timerTimer C: Multifunction timer

Timer A is an 8-bit free-running timer. Timers B and C are 8-bit multifunction timers, whose functions are listed in table 25. The operating modes are selected by software.

**Table 25** Timer Functions

Functions		Timer A	Timer B	Timer C
Clock source	Prescaler S	Available	Available	Available
	External event	_	Available	_
Timer functions	Free-running	Available	Available	Available
	Event counter	_	Available	_
	Reload	_	Available	Available
	Watchdog	_	_	Available
	Input capture	_	Available	_
Timer output	PWM	_	_	Available

Note: — implies not available.

#### Timer A

**Timer A Functions:** Timer A has the following functions.

Free-running timer
 The block diagram of timer A is shown in figure 29.




Figure 29 Timer A Block Diagram

### **Timer A Operations:**

• Free-running timer operation: The input clock for timer A is selected by timer mode register A (TMA: \$008).

Timer A is reset to \$00 by MCU reset and incremented at each input clock. If an input clock is applied to timer A after it has reached \$FF, an overflow is generated, and timer A is reset to \$00. The overflow sets the timer A interrupt request flag (IFTA: \$001, bit 2). Timer A continues to be incremented after reset to \$00, and therefore it generates regular interrupts every 256 clocks.

Registers for Timer A Operation: Timer A operating modes are set by the following registers.

• Timer mode register A (TMA: \$008): Four-bit write-only register that selects timer A's operating mode and input clock source as shown in figure 30.




Figure 30 Timer Mode Register A (TMA)

### Timer B

**Timer B Functions:** Timer B has the following functions.

- Free-running/reload timer
- External event counter
- Input capture timer

The block diagram for each operation mode of timer B is shown in figures 31 and 32.




Figure 31 Timer B Free-Running and Reload Operation Block Diagram




Figure 32 Timer B Input Capture Operation Block Diagram

#### **Timer B Operations:**

• Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register B1 (TMB1: \$009).

Timer B is initialized to the value set in timer write register B (TWBL: \$00A, TWBU: \$00B) by software and incremented by one at each clock input. If an input clock is applied to timer B after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer B is initialized to its initial value set in timer write register B; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.

The overflow sets the timer B interrupt request flag (IFTB: \$002, bit 0). IFTB is reset by software or MCU reset. Refer to figure 3 and table 1 for details.

External event counter operation: Timer B is used as an external event counter by selecting the external
event input as an input clock source. In this case, pin D<sub>2</sub>/EVNB must be set to EVNB by port mode
register B (PMRB: \$024).

Either falling or rising edge, or both falling and rising edges of input signals can be selected as the external event detection edge by timer mode register 2 (TMB2: \$026). When both rising and falling edges detection is selected, the time between the falling edge and rising edge of input signals must be  $2t_{eve}$  or longer.

Timer B is incremented by one at each detection edge selected by timer mode register 2 (TMB2: \$026). The other operation is basically the same as the free-running/reload timer operation.

• Input capture timer operation: The input capture timer counts the clock cycles between trigger edges input to pin EVNB.

Either falling or rising edge, or both falling and rising edges of input signals can be selected as the trigger input edge by timer mode register 2 (TMB2: \$026).

When a trigger edge is input to EVNB, the count of timer B is written to timer read register B (TRBL: \$00A, TRBU: \$00B), and the timer B interrupt request flag (IFTB: \$002, bit 0) and the input capture status flag (ICSF: \$021, bit 0) are set. Timer B is reset to \$00, and then incremented again. While ICSF is set, if a trigger input edge is applied to timer B, or if timer B generates an overflow, the input capture error flag (ICEF: \$021, bit 1) is set. ICSF and ICEF are reset to 0 by MCU reset or by writing 0.

**Registers for Timer B Operation:** By using the following registers, timer B operation modes are selected and the timer B count is read and written.

Timer mode register B1 (TMB1: \$009) Timer mode register B2 (TMB2: \$026)

Timer write register B (TWBL: \$00A, TWBU: \$00B) Timer read register B (TRBL: \$00A, TRBU: \$00B)

Port mode register B (PMRB: \$024)

• Timer mode register B1 (TMB1: \$009): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 33. It is reset to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register B1 write instruction. Setting timer B's initialization by writing to timer write register B (TWBL: \$00A, TWBU: \$00B) must be done after a mode change becomes valid. When selecting the input capture timer operation, select the internal clock as the input clock source.




Figure 33 Timer Mode Register B1 (TMB1)

 Timer mode register B2 (TMB2: \$026): Three-bit write-only register that selects the detection edge of signals input to pin EVNB and input capture operation as shown in figure 34. It is reset to \$0 by MCU reset.




Figure 34 Timer Mode Register B2 (TMB2)

• Timer write register B (TWBL: \$00A, TWBU: \$00B): Write-only register consisting of the lower digit (TWBL) and the upper digit (TWBU). The lower digit is reset to \$0 by MCU reset, but the upper digit value is invalid (figures 35 and 36).

Timer B is initialized by writing to timer write register B (TWBL: \$00A, TWBU: \$00B). In this case, the lower digit (TWBL) must be written to first, but writing only to the lower digit does not change the timer B value. Timer B is initialized to the value in timer write register B at the same time the upper digit (TWBU) is written to. When timer write register B is written to again and if the lower digit value needs no change, writing only to the upper digit initializes timer B.




Figure 35 Timer Write Register B Lower Digit (TWBL)




Figure 36 Timer Write Register B Upper Digit (TWBU)

• Timer read register B (TRBL: \$00A, TRBU: \$00B): Read-only register consisting of the lower digit (TRBL) and the upper digit (TRBU) that holds the count of the timer B upper digit (figures 37 and 38). The upper digit (TRBU) must be read first. At this time, the count of the timer B upper digit is obtained, and the count of the timer B lower digit is latched to the lower digit (TRBL). After this, by reading TRBL, the count of timer B when TRBU is read can be obtained.

When the input capture timer operation is selected and if the count of timer B is read after a trigger is input, either the lower or upper digit can be read first.




Figure 37 Timer Read Register B Lower Digit (TRBL)




Figure 38 Timer Read Register B Upper Digit (TRBU)

• Port mode register B (PMRB: \$024): Write-only register that selects D<sub>2</sub>/EVNB pin function as shown in figure 39. It is reset to \$0 by MCU reset.




Figure 39 Port Mode Register B (PMRB)

#### Timer C

**Timer C Functions:** Timer C has the following functions.

- Free-running/reload timer
- Watchdog timer
- Timer output operation (PWM output)

The block diagram of timer C is shown in figure 40.




Figure 40 Timer C Block Diagram

### **Timer C Operations:**

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register C (TMC: \$00D).
  - Timer C is initialized to the value set in timer write register C (TWCL: \$00E, TWCU: \$00F) by software and incremented by one at each clock input. If an input clock is applied to timer C after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer C is initialized to its initial value set in timer write register C; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.
  - The overflow sets the timer C interrupt request flag (IFTC: \$002, bit 2). IFTC is reset by software or MCU reset. Refer to figure 3 and table 1 for details.
- Watchdog timer operation: Timer C is used as a watchdog timer for detecting out-of-control program routines by setting the watchdog on flag (WDON: \$020, bit 1) to 1. If a program routine runs out of control and an overflow is generated, the MCU is reset. The watchdog timer operation flowchart is shown in figure 41. Program run can be controlled by initializing timer C by software before it reaches \$FF.




Figure 41 Watchdog Timer Operation Flowchart

- Timer output operation: The PWM output modes can be selected for timer C by setting port mode register A (PMRA: \$004).
  - By selecting the timer output mode, pin  $R0_3/TOC$  is set to TOC. The output from TOC is reset low by MCU reset.
  - PWM output: When PWM output mode is selected, timer C provides the variable-duty pulse output function. The output waveform differs depending on the contents of timer mode register C (TMC: \$00D) and timer write register C (TWCL: \$00E, TWCU: \$00F). The output waveform is shown in figure 42.





Figure 42 PWM Output Waveform

#### Notes on Use

When using the timer output as PWM output, note the following point. From the update of the timer write register until the occurrence of the overflow interrupt, the PWM output differs from the period and duty settings, as shown in table 26. The PWM output should therefore not be used until after the overflow interrupt following the update of the timer write register. After the overflow, the PWM output will have the set period and duty cycle.

In this case, the lower digit (TWCL) must be written to first, bit writing only to the lower digit does not change the timer C value. Timer C is changed to the value in timer write register B at the same time the upper digit (TWCU) is written to.

Table 26 PWM Output Following Update of Timer Write Register



**HITACHI** 

**Registers for Timer C Operation:** By using the following registers, timer C operation modes are selected and the timer C count is read and written.

Timer mode register C (TMC: \$00D) Port mode register A (PMRA: \$004)

Timer write register C (TWCL: \$00E, TWCU: \$00F) Timer read register C (TRCL: \$00E, TRCU: \$00F)

Timer mode register C (TMC: \$00D): Four-bit write-only register that selects the free-running/reload
timer function, input clock source, and the prescaler division ratio as shown in figure 43. It is reset to \$0
by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register C write instruction. Setting timer C's initialization by writing to timer write register C (TWCL: \$00E, TWCU: \$00F) must be done after a mode change becomes valid.




Figure 43 Timer Mode Register C (TMC)

• Port mode register A (PMRA: \$004): Write-only register that selects R0<sub>3</sub>/TOC pin function as shown in figure 44. It is reset to \$0 by MCU reset.




Figure 44 Port Mode Register A (PMRA)

• Timer write register C (TWCL: \$00E, TWCU: \$00F): Write-only register consisting of the lower digit (TWCL) and the upper digit (TWCU) as shown in figures 45 and 46. The operation of timer write register C is basically the same as that of timer write register B (TWBL: \$00A, TWBU: \$00B).

Timer write register C (lower digit) (TWCL: \$00E)				
Bit	3	2	1	0
Initial value	0	0	0	0
Read/Write	W	W	W	W
Bit name	TWCL3	TWCL2	TWCL1	TWCL0

Figure 45 Timer Write Register C Lower Digit (TWCL)




Figure 46 Timer Write Register C Upper Digit (TWCU)

• Timer read register C (TRCL: \$00E, TRCU: \$00F): Read-only register consisting of the lower digit (TRCL) and the upper digit (TRCU) that holds the count of the timer C upper digit (figures 47 and 48). The operation of timer read register C is basically the same as that of timer read register B (TRBL: \$00A, TRBU: \$00B).




Figure 47 Timer Read Register C Lower Digit (TRCL)




Figure 48 Timer Read Register C Upper Digit (TRCU)

### **Alarm Output Function**

The MCU has a built-in pulse output function called BUZZ. The pulse frequency can be selected from the prescaler S's outputs, and the output frequency depends on the state of port mode register C (PMRC: \$025). The duty cycle of the pulse output is fixed at 50%.




Figure 49 Alarm Output Function Block Diagram

**Port Mode Register C (PMRC: \$025):** Four-bit write-only register that selects the alarm frequencies as shown in figure 50. It is reset to \$0 by MCU reset.




Figure 50 Port Mode Register C (PMRC)

**Port Mode Register A (PMRA: \$004):** Four-bit write-only register that selects  $D_3/BUZZ$  pin function as shown in figure 44. It is reset to \$0 by MCU reset.

### **Serial Interface**

The serial interface serially transfers and receives 8-bit data, and includes the following features.

- Multiple transmit clock sources
  - External clock
  - Internal prescaler output clock
  - System clock
- Output level control in idle states

Five registers, an octal counter, and a selector are also configured for the serial interface as follows.

Serial data register (SRL: \$006, SRU: \$007)

Serial mode register (SMR: \$005) Port mode register A (PMRA: \$004) Port mode register C (PMRC: \$025) Miscellaneous register (MIS: \$00C)

Octal counter (OC)

Selector

The block diagram of the serial interface is shown in figure 51.




Figure 51 Serial Interface Block Diagram

### **Serial Interface Operation**

**Selecting and Changing the Operating Mode:** Table 27 lists the serial interface's operating modes. To select an operating mode, use one of these combinations of port mode register A (PMRA: \$004) and the serial mode register (SMR: \$005) settings; to change the operating mode, always initialize the serial interface internally by writing data to the serial mode register. Note that the serial interface is initialized by writing data to the serial mode register. Refer to the following Serial Mode Register section for details.

**Table 27** Serial Interface Operating Modes

SMR PMRA			Operating Mode			
Bit 3	Bit 1 Bit 0					
1	0	0	Continuous clock output mode			
		1	Transmit mode			
	1	0	Receive mode			
		1	Transmit/receive mode			

**Pin Setting:** The  $R0_0/\overline{SCK}$  pin is controlled by writing data to the serial mode register (SMR: \$005). The  $R0_1/SI$  and  $R0_2/SO$  pins are controlled by writing data to port mode register A (PMRA: \$004). Refer to the following Registers for Serial Interface section for details.

**Transmit Clock Source Setting:** The transmit clock source is set by writing data to the serial mode register (SMR: \$005) and port mode register C (PMRC: \$025). Refer to the following Registers for Serial Interface section for details.

**Data Setting:** Transmit data is set by writing data to the serial data register (SRL: \$006, SRU, \$007). Receive data is obtained by reading the contents of the serial data register. The serial data is shifted by the transmit clock and is input from or output to an external system.

The output level of the SO pin is invalid until the first data is output after MCU reset, or until the output level control in idle states is performed.

**Transfer Control:** The serial interface is activated by the STS instruction. The octal counter is reset to 000 by this instruction, and it increments at the rising edge of the transmit clock. When the eighth transmit clock signal is input or when serial transmission/receive is discontinued, the octal counter is reset to 000, the serial interrupt request flag (IFS: \$003, bit 2) is set, and the transfer stops.

When the prescaler output is selected as the transmit clock, the transmit clock frequency is selected as  $4t_{cyc}$  to  $8192t_{cyc}$  by setting bits 0 to 2 (SMR0– SMR2) of serial mode register (SMR: \$005) and bit 0 (PMRC0) of port mode register C (PMRC: \$025) as listed in table 28.

Table 28 Serial Transmit Clock (Prescaler Output)

PMRC	SMR					
Bit 0	Bit 2	Bit 1	Bit 0	Prescaler Division Ratio	Transmit Clock Frequency	
0 0	0	0	0	÷ 2048	4096t <sub>cyc</sub>	
			1	÷ 512	1024t <sub>cyc</sub>	
		1	0	÷ 128	256t <sub>cyc</sub>	
			1	÷ 32	64t <sub>cyc</sub>	
	1	0	0	÷8	16t <sub>cyc</sub>	
			1	÷2	4t <sub>cyc</sub>	
1 0	0	0	0	÷ 4096	8192t <sub>cyc</sub>	
			1	÷ 1024	2048t <sub>cyc</sub>	
		1	0	÷ 256	512t <sub>cyc</sub>	
			1	÷ 64	128t <sub>cyc</sub>	
	1	0	0	÷ 16	32t <sub>cyc</sub>	
			1	÷ 4	8t <sub>cyc</sub>	
					cyc	

**Operating States:** The serial interface has the following operating states; transitions between them are shown in figure 52.

STS wait state
Transmit clock wait state
Transfer state
Continuous clock output state (only in internal clock mode)

- STS wait state: The serial interface enters STS wait state by MCU reset (00, 10 in figure 59). In STS wait state, the serial interface is initialized and the transmit clock is ignored. If the STS instruction is then executed (01, 11), the serial interface enters transmit clock wait state.
- Transmit clock wait state: Transmit clock wait state is between the STS execution and the falling edge of the first transmit clock. In transmit clock wait state, input of the transmit clock (02, 12) increments the octal counter, shifts the serial data register, and enters the serial interface in transfer state. However, note that if continuous clock output mode is selected in internal clock mode, the serial interface does not enter transfer state but enters continuous clock output state (17).
  - The serial interface enters STS wait state by writing data to the serial mode register (SMR: \$005) (04, 14) in transmit clock wait state.
- Transfer state: Transfer state is between the falling edge of the first clock and the rising edge of the eighth clock. In transfer state, the input of eight clocks or the execution of the STS instruction sets the octal counter to 000, and the serial interface enters another state. When the STS instruction is executed (05, 15), transmit clock wait state is entered. When eight clocks are input, transmit clock wait state is entered (03) in external clock mode, and STS wait state is entered (13) in internal clock mode. In internal clock mode, the transmit clock stops after outputting eight clocks.
  - In transfer state, writing data to the serial mode register (SMR: \$005) (06, 16) initializes the serial interface, and STS wait state is entered.
  - If the state changes from transfer to another state, the serial interrupt request flag (IFS: \$003, bit 2) is set by the octal counter that is reset to 000.
- Continuous clock output state (only in internal clock mode): Continuous clock output state is entered
  only in internal clock mode. In this state, the serial interface does not transmit/receive data but only
  outputs the transmit clock from the SCK pin.
  - When bits 0 and 1 (PMRA0, PMRA1) of port mode register A (PMRA: \$004) are 00 in transmit clock wait state and if the transmit clock is input (17), the serial interface enters continuous clock output state. If the serial mode register (SMR: \$005) is written to in continuous clock output mode (18), STS wait state is entered.




Figure 52 Serial Interface State Transitions

**Output Level Control in Idle States:** In idle states, that is, STS wait state and transmit clock wait state, the output level of the SO pin can be controlled by setting bit 1 (PMRC1) of port mode register C (PMRC: \$025) to 0 or 1. The output level control example is shown in figure 53. Note that the output level cannot be controlled in transfer state.




Figure 53 Example of Serial Interface Operation Sequence

**Transmit Clock Error Detection (In External Clock Mode):** The serial interface will malfunction if a spurious pulse caused by external noise conflicts with a normal transmit clock during transfer. A transmit clock error of this type can be detected as shown in figure 54.




Figure 54 Transmit Clock Error Detection

If more than eight transmit clocks are input in transfer state, at the eighth clock including a spurious pulse by noise, the octal counter reaches 000, the serial interrupt request flag (IFS: \$003, bit 2) is set, and transmit clock wait state is entered. At the falling edge of the next normal clock signal, the transfer state is entered. After the transfer completion processing is performed and IFS is reset, writing to the serial mode register (SMR: \$005) changes the state from transfer to STS wait. At this time IFS is set again, and therefore the error can be detected.

#### **Notes on Use:**

- Initialization after writing to registers: If port mode register A (PMRA: \$004) is written to in transmit
  clock wait state or in transfer state, the serial interface must be initialized by writing to the serial mode
  register (SMR: \$005) again.
- Serial interrupt request flag (IFS: \$003, bit 2) set: If the state is changed from transfer to another by writing to the serial mode register (SMR: \$005) or executing the STS instruction during the first low pulse of the transmit clock, the serial interrupt request flag is not set. To set the serial interrupt request flag, serial mode register write or STS instruction execution must be programmed to be executed after confirming that the SCK pin is at 1, that is, after executing the input instruction to port R0.

#### **Registers for Serial Interface**

The serial interface operation is selected, and serial data is read and written by the following registers.

Serial Mode Register (SMR: \$005)

Serial Data Register (SRL: \$006, SRU: \$007)

Port Mode Register A (PMRA: \$004) Port Mode Register C (PMRC: \$025) Miscellaneous Register (MIS: \$00C)

Serial Mode Register (SMR: \$005): This register has the following functions (figure 55).

- $R0_0/\overline{SCK}$  pin function selection
- Transmit clock selection
- Prescaler division ratio selection
- Serial interface initialization

Serial mode register (SMR: \$005) is a 4-bit write-only register. It is reset to \$0 by MCU reset.

A write signal input to serial mode register (SMR: \$005) discontinues the input of the transmit clock to the serial data register and octal counter, and the octal counter is reset to 000. Therefore, if a write is performed during data transfer, the serial interrupt request flag (IFS: \$003, bit 2) is set.

Written data is valid from the second instruction execution cycle after the write operation, so the STS instruction must be executed at least two cycles after that.




Figure 55 Serial Mode Register (SMR)

Port Mode Register C (PMRC: \$025): This register has the following functions (figure 56).

- Prescaler division ratio selection
- Output level control in idle states

Port mode register C (PMRC: \$025) is a 4-bit write-only register. It cannot be written during data transfer.

By setting bit 0 (PMRC0) of this register, the prescaler division ratio is selected. Bit 0 (PMRC0) can be reset to 0 by MCU reset. By setting bit 1 (PMRC1), the output level of the SO pin is controlled in idle states. The output level changes at the same time that PMRC1 is written to.




Figure 56 Port Mode Register C (PMRC)

**Serial Data Register (SRL: \$006, SRU: \$007):** This register has the following functions (figures 57 and 58).

- Transmission data write and shift
- Receive data shift and read

Writing data in this register is output from the SO pin, LSB first, synchronously with the falling edge of the transmit clock; data is input, LSB first, through the SI pin at the rising edge of the transmit clock. Input/output timing is shown in figure 59.

Data cannot be read or written during serial data transfer. If a read/write occurs during transfer, the accuracy of the resultant data cannot be guaranteed.




Figure 57 Serial Data Register (SRL)




Figure 58 Serial Data Register (SRU)




Figure 59 Serial Interface Output Timing

Port Mode Register A (PMRA: \$004): This register has the following functions (figure 60).

- R0<sub>1</sub>/SI pin function selection
- R0<sub>2</sub>/SO pin function selection

Port mode register A (PMRA: \$004) is a 4-bit write-only register, and is reset to \$0 by MCU reset.




Figure 60 Port Mode Register A (PMRA)

Miscellaneous Register (MIS: \$00C): This register has the following functions (figure 61).

• R0<sub>2</sub>/SO pin PMOS control

Miscellaneous register (MIS: \$00C) is a 4-bit write-only register and is reset to \$0 by MCU reset.




Figure 61 Miscellaneous Register (MIS)

### A/D Converter

The MCU has a built-in A/D converter that uses a sequential comparison method with a resistor ladder. It can measure eight analog inputs with 8-bit resolution. The block diagram of the A/D converter is shown in figure 62.




Figure 62 A/D Converter Block Diagram

#### Registers for A/D Converter Operation

**A/D Mode Register 1 (AMR1: \$019):** Four-bit write-only register which selects digital or analog ports, as shown in figure 63.




Figure 63 A/D Mode Register 1 (AMR1)

**A/D Mode register 2 (AMR2: \$01A):** Two-bit write-only register which is used to set the A/D conversion period and to select digital or analog ports. Bit 0 of the A/D mode register selects the A/D conversion period, and bit 1 selects port R4 as pins  $AN_4$ – $AN_7$  in 4-pin units (figure 64).




Figure 64 A/D Mode Register 2 (AMR2)

#### **HITACHI**

**A/D Channel Register (ACR: \$016):** Three-bit write-only register which indicates analog input pin information, as shown in figure 65.




Figure 65 A/D Channel Register (ACR)

A/D Start Flag (ADSF: \$02C, Bit 2): One-bit flag that initiates A/D conversion when set to 1. At the completion of A/D conversion, the converted data is stored in the A/D data register and the A/D start flag is cleared. Refer to figure 66.




Figure 66 A/D Start Flag (ADSF)

 $I_{AD}$  Off Flag (IAOF: \$021, Bit 2): By setting the  $I_{AD}$  off flag to 1, the current flowing through the resistance ladder can be cut off even while operating in standby or active mode, as shown in figure 67.




Figure 67 I<sub>AD</sub> Off Flag (IAOF)

**A/D Data Register (ADRL: \$017, ADRU: \$018):** Eight-bit read-only register consisting of a 4-bit lower digit and 4-bit upper digit. This register is not cleared by reset. After the completion of A/D conversion, the resultant eight-bit data is held in this register until the start of the next conversion (figures 68, 69, and 70).




Figure 68 A/D Data Registers (ADRU, ADRL)

#### **HITACHI**




Figure 69 A/D Data Register Lower Digit (ADRL)




Figure 70 A/D Data Register Upper Digit (ADRU)

#### **Notes on Usage**

- Use the SEM or SEMD instruction for writing to the A/D start flag (ADSF)
- Do not write to the A/D start flag during A/D conversion
- Data in the A/D data register during A/D conversion is undefined
- Since the operation of the A/D converter is based on the clock from the system oscillator, the A/D converter does not operate in stop mode. In addition, to save power while in these modes, all current flowing through the converter's resistance ladder is cut off.
- If the power supply for the A/D converter is to be different from V<sub>CC</sub>, connect a 0.1-μF bypass capacitor between the AV<sub>CC</sub> and AV<sub>SS</sub> pins. (However, this is not necessary when the AV<sub>CC</sub> pin is directly connected to the V<sub>CC</sub> pin.)
- The contents of the A/D data register are not guaranteed during A/D conversion. To ensure that the A/D converter oparates stably, do not execute port output instructions during A/D convention.
- The port data register (PDR) is initialized to 1 by an MCU reset. At this time, if pull-up MOS is selected as active by bit 3 of the miscellaneous register (MIS3), the port will be pulled up to V<sub>CC</sub>. When using a shared R port/analog input pin as an input pin, clear PDR to 0. Otherwise, if pull-up MOS is selected by MIS3 and PDR is set to 1, a pin selected by A/D mode register 1 or 2 (AMR1 or AMR2) as an analog pin will remain pulled up (figure 71).




Figure 71 R Port/Analog Multiplexed Pin Circuit

## **Pin Description in PROM Mode**

The HD4074359 is a PROM version of a ZTAT $^{TM}$  microcomputer. In PROM mode, the MCU stops operating, thus allowing the user to program the on-chip PROM.

DP-42S         FP-44A         Pin         I/O         Pin         I/O           1         39         RA₁         I         O₀         I/O           2         40         RO√SCK         I/O         V <sub>CC</sub> 3         41         RO√SI         I/O         V <sub>CC</sub> 4         42         RO√SO         I/O         O₁         I/O           5         43         RO√TOC         I/O         O₂         I/O           6         1         TEST         I         V <sub>FP</sub> I           7         2         RESET         I         RESET         I           8         3         OSC₁         I         V <sub>CC</sub> I           9         4         OSC₂         O         I         I           10         5         GND         GND         I         I           11         6         AV <sub>ss</sub> GND         I         I           12         7         R3√AN₀         I/O         O₀         I/O           13         8         R3/AN₀         I/O         O₀         I/O           14         9         R3/AN₃         I/O <th colspan="2">Pin Number</th> <th>MCU Mode</th> <th></th> <th>PROM Mode</th> <th colspan="3">PROM Mode</th>	Pin Number		MCU Mode		PROM Mode	PROM Mode		
2       40       R0√SCK       V/O       V <sub>cc</sub> 3       41       R0√SI       V/O       V <sub>cc</sub> 4       42       R0√SO       V/O       O₁       V/O         5       43       R0√TOC       V/O       O₂       V/O         6       1       TEST       I       V <sub>cp</sub> V <sub>C</sub> 7       2       RESET       I       RESET       I         8       3       OSC₁       I       V <sub>cc</sub> V <sub>C</sub> 9       4       OSC₂       O       GND       V <sub>C</sub> 10       5       GND       GND       V <sub>C</sub> V <sub>C</sub> 11       6       AV <sub>SS</sub> GND       V <sub>O</sub> V <sub>O</sub> V <sub>O</sub> V <sub>O</sub> 12       7       R3,√AN₀       I/O       O₁       I/O	DP-42S	FP-44A	Pin	I/O	Pin	I/O		
3       41       R0,/SI       I/O       V <sub>cc</sub> 4       42       R0,/SO       I/O       O₁       I/O         5       43       R0,/TOC       I/O       O₂       I/O         6       1       TEST       I       V <sub>pp</sub> I         7       2       RESET       I       RESET       I         8       3       OSC₁       I       V <sub>cc</sub> I         9       4       OSC₂       O       GND       I         10       5       GND       GND       GND       I         11       6       AV <sub>ss</sub> GND       I/O       I/O       I/O         12       7       R3,/AN₀       I/O       O₀       I/O       I/O </td <td>1</td> <td>39</td> <td>RA<sub>1</sub></td> <td>I</td> <td>O<sub>0</sub></td> <td>I/O</td>	1	39	RA <sub>1</sub>	I	O <sub>0</sub>	I/O		
44       42       RO₂/SO       I/O       O₁       I/O         5       43       RO₃/TOC       I/O       O₂       I/O         6       1       TEST       I       V <sub>PP</sub> 7       2       RESET       I       RESET       I         8       3       OSC₁       I       V <sub>CC</sub> I         9       4       OSC₂       O       GND       I         10       5       GND       GND       GND       I         11       6       AV <sub>ss</sub> GND       I/O       I/O         12       7       R3₀/AN₀       I/O       O₀       I/O         13       8       R3₁/AN₁       I/O       O₀       I/O         14       9       R3₂/AN₂       I/O       O₂       I/O         15       10       R3₂/AN₃       I/O       O₃       I/O         16       11       R4₀/AN₄       I/O       O₄       I/O         17       12       R4₁/AN₃       I/O       M̄₀       I         18       13       R4₂/AN₃       I/O       M̄₀       I         19       14       R4₃/AN₁	2	40	R0₀/ <del>SCK</del>	I/O	V <sub>cc</sub>			
5         43         R0 <sub>3</sub> /TOC         I/O         O <sub>2</sub> I/O           6         1         TEST         I         V <sub>PP</sub> 7         2         RESET         I         RESET         I           8         3         OSC <sub>1</sub> I         V <sub>CC</sub> II           9         4         OSC <sub>2</sub> O         GND         III           10         5         GND         GND         GND           11         6         AV <sub>SS</sub> GND         III           12         7         R3 <sub>3</sub> /AN <sub>0</sub> I/O         O <sub>0</sub> I/O           13         8         R3 <sub>1</sub> /AN <sub>1</sub> I/O         O <sub>1</sub> I/O           14         9         R3 <sub>2</sub> /AN <sub>2</sub> I/O         O <sub>2</sub> I/O           15         10         R3 <sub>3</sub> /AN <sub>3</sub> I/O         O <sub>3</sub> I/O           16         11         R4 <sub>0</sub> /AN <sub>4</sub> I/O         O <sub>4</sub> I/O           17         12         R4 <sub>1</sub> /AN <sub>5</sub> I/O         M <sub>0</sub> I           18         13         R4 <sub>2</sub> /AN <sub>6</sub> I/O         M <sub>0</sub> I           19         14<	3	41	R0₁/SI	I/O	$V_{cc}$			
6 1 TEST I V <sub>PP</sub> 7 2 RESET I RESET I RESET I 8 3 OSC₁ I V <sub>CC</sub> 9 4 OSC₂ O 10 5 GND GND 11 6 AV <sub>SS</sub> GND 12 7 R3₀/AN₀ I/O O₀ I/O 13 8 R3₁/AN₁ I/O O₁ I/O 14 9 R3₂/AN₂ I/O O₂ I/O 15 10 R3₃/AN₃ I/O O₃ I/O 15 10 R3₃/AN₃ I/O O₃ I/O 16 11 R4₀/AN₃ I/O O₄ I/O 17 12 R4₁/AN₅ I/O M¾₀ I 18 13 R4₂/AN₀ I/O M¾₀ I 19 14 R4₃/AN₁ I/O 20 15 AV <sub>CC</sub> V <sub>CC</sub> 21 16 V <sub>CC</sub> V <sub>CC</sub> 22 17 Dø/INT₀ I/O O₃ I/O 23 18 D/INT₁ I/O O₄ I/O 24 19 D₂/EVNB I/O O₄ I 26 21 Dø/STOPC I/O 27 23 D₅ I/O A₄ I 28 24 D₆ I/O A₄ I 29 25 D₂ I/O A₃ I 30 RESET I I RESET I I RESET I RESET I RESET I RESET I RESET I I NESET I RESET I NESET I I RESET I I O∀ RESET I I OS RESET I I Result Resu	4	42	R0 <sub>2</sub> /SO	I/O	O <sub>1</sub>	I/O		
RESET	5	43	R0₃/TOC	I/O	O <sub>2</sub>	I/O		
8       3       OSC1       I       V <sub>CC</sub> 9       4       OSC2       O         10       5       GND       GND         11       6       AV <sub>SS</sub> GND         12       7       R3 <sub>O</sub> /AN <sub>O</sub> I/O       O <sub>O</sub> I/O         13       8       R3 <sub>I</sub> /AN <sub>I</sub> I/O       O <sub>I</sub> I/O         14       9       R3 <sub>Z</sub> /AN <sub>2</sub> I/O       O <sub>2</sub> I/O         15       10       R3 <sub>J</sub> /AN <sub>3</sub> I/O       O <sub>3</sub> I/O         16       11       R4 <sub>J</sub> /AN <sub>4</sub> I/O       O <sub>4</sub> I/O         17       12       R4 <sub>I</sub> /AN <sub>5</sub> I/O       M <sub>0</sub> I         18       13       R4 <sub>Z</sub> /AN <sub>6</sub> I/O       M <sub>1</sub> I         19       14       R4 <sub>J</sub> /AN <sub>7</sub> I/O       M <sub>1</sub> I         20       15       AV <sub>CC</sub> V <sub>CC</sub> 21       16       V <sub>CC</sub> V <sub>CC</sub> 22       17       D <sub>J</sub> /INT <sub>1</sub> I/O       O <sub>3</sub> I/O         23       18       D <sub>J</sub> /INT <sub>1</sub> I/O       A <sub>2</sub> I         25       20       D <sub>J</sub>	6	1	TEST	ļ	$V_{PP}$			
9	7	2	RESET	I	RESET	I		
10	8	3	OSC <sub>1</sub>	I	V <sub>cc</sub>			
11       6       AV <sub>SS</sub> GND         12       7       R3₀/AN₀       I/O       O₀       I/O         13       8       R3₁/AN₁       I/O       O₁       I/O         14       9       R3₂/AN₂       I/O       O₂       I/O         15       10       R3₃/AN₃       I/O       O₃       I/O         16       11       R4₀/AN₄       I/O       O₄       I/O         17       12       R4₁/AN₅       I/O       M̄₀       I         18       13       R4₂/AN₆       I/O       M̄₀       I         19       14       R4₃/AN₁       I/O       V <sub>CC</sub> 21       16       V <sub>CC</sub> V <sub>CC</sub> 22       17       D₀/INT₀       I/O       O₃       I/O         23       18       D₄/INT₁       I/O       O₄       I/O         24       19       D₂/EVNB       I/O       A₂       I         25       20       D₃/BUZZ       I/O       A₂       I         26       21       D₄/STOPC       I/O       A₃       I         27       23       D₆       I/O       A₃       I <td>9</td> <td>4</td> <td>OSC<sub>2</sub></td> <td>0</td> <td></td> <td></td>	9	4	OSC <sub>2</sub>	0				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	10	5	GND		GND			
13 8 R3,/AN₁ I/O O₁ I/O 14 9 R3₂/AN₂ I/O O₂ I/O 15 10 R3₃/AN₃ I/O O₃ I/O 16 11 R4₀/AN₄ I/O O₄ I/O 17 12 R4₁/AN₅ I/O M̄₀ I 18 13 R4₂/AN₆ I/O M̄₁ I 19 14 R4₃/AN₁ I/O 20 15 AVcc Vcc 21 16 Vcc Vcc 21 16 Vcc Vcc 22 17 D₀/INT₁ I/O O₃ I/O 23 18 D₂/EVNB I/O O₃ I/O 24 19 D₂/EVNB I/O A₁ I 25 20 D₃/BUZZ I/O A₂ I 26 21 Dℴ/STOPC I/O 27 23 D₅ I/O A₃ I 28 24 D₆ I/O A₃ I 29 25 D₂ I/O A₃ I	11	6	AV <sub>ss</sub>		GND			
14 9 R3₂/AN₂ I/O O₂ I/O 15 10 R3₃/AN₃ I/O O₃ I/O 16 11 R4₀/AN₄ I/O O₄ I/O 17 12 R4₁/AN₅ I/O M̄₀ I 18 13 R4₂/AN₅ I/O M̄₁ I 19 14 R4₃/AN₁ I/O 20 15 AV <sub>CC</sub> V <sub>CC</sub> 21 16 V <sub>CC</sub> V <sub>CC</sub> 22 17 D₀/INT₀ I/O O₃ I/O 23 18 D₂/EVNB I/O O₄ I/O 24 19 D₂/EVNB I/O A₁ I 25 20 D₃/BUZZ I/O A₂ I 26 21 D₄/STOPC I/O 27 23 D₅ I/O A₃ I 28 24 D₆ I/O A₃ I 29 25 D₁ I/O A₃ I	12	7	R3 <sub>0</sub> /AN <sub>0</sub>	I/O	O <sub>0</sub>	I/O		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	13	8	R3 <sub>1</sub> /AN <sub>1</sub>	I/O	O <sub>1</sub>	I/O		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	14	9	R3 <sub>2</sub> /AN <sub>2</sub>	I/O	O <sub>2</sub>	I/O		
17       12       R4 $_1$ /AN $_5$ I/O $\overline{M}_0$ I         18       13       R4 $_2$ /AN $_6$ I/O $\overline{M}_1$ I         19       14       R4 $_3$ /AN $_7$ I/O         20       15       AV $_{cc}$ V $_{cc}$ 21       16       V $_{cc}$ V $_{cc}$ 22       17       D $_0$ /INT $_0$ I/O       O $_3$ I/O         23       18       D $_1$ /INT $_1$ I/O       O $_4$ I/O         24       19       D $_2$ /EVNB       I/O       A $_1$ I         25       20       D $_3$ /BUZZ       I/O       A $_2$ I         26       21       D $_4$ /STOPC       I/O       A $_3$ I         27       23       D $_5$ I/O       A $_4$ I         28       24       D $_6$ I/O       A $_4$ I         29       25       D $_7$ I/O       A $_9$ I	15	10	R3 <sub>3</sub> /AN <sub>3</sub>	I/O	O <sub>3</sub>	I/O		
18       13       R4 $_2$ /AN $_6$ I/O $\overline{M}_1$ I         19       14       R4 $_3$ /AN $_7$ I/O         20       15       AV $_{CC}$ V $_{CC}$ 21       16       V $_{CC}$ V $_{CC}$ 22       17       D $_0$ / $\overline{INT}_0$ I/O       O $_3$ I/O         23       18       D $_1$ / $\overline{INT}_1$ I/O       O $_4$ I/O         24       19       D $_2$ /EVNB       I/O       A $_1$ I         25       20       D $_3$ /BUZZ       I/O       A $_2$ I         26       21       D $_4$ / $\overline{STOPC}$ I/O       A $_3$ I         27       23       D $_5$ I/O       A $_4$ I         28       24       D $_6$ I/O       A $_4$ I         29       25       D $_7$ I/O       A $_9$ I	16	11	R4 <sub>0</sub> /AN <sub>4</sub>	I/O	O <sub>4</sub>	I/O		
19       14       R4 $_3$ /AN $_7$ I/O         20       15       AV $_{cc}$ V $_{cc}$ 21       16       V $_{cc}$ V $_{cc}$ 22       17       D $_0$ /INT $_0$ I/O       O $_3$ I/O         23       18       D $_1$ /INT $_1$ I/O       O $_4$ I/O         24       19       D $_2$ /EVNB       I/O       A $_1$ I         25       20       D $_3$ /BUZZ       I/O       A $_2$ I         26       21       D $_4$ /STOPC       I/O       I/O         27       23       D $_5$ I/O       A $_3$ I         28       24       D $_6$ I/O       A $_4$ I         29       25       D $_7$ I/O       A $_9$ I	17	12	R4 <sub>1</sub> /AN <sub>5</sub>	I/O	$\overline{M}_{\scriptscriptstyle{0}}$	I		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	18	13	R4 <sub>2</sub> /AN <sub>6</sub>	I/O	$\overline{M}_{\scriptscriptstyle{1}}$	I		
21       16 $V_{CC}$ $V_{CC}$ 22       17 $D_0/\overline{INT}_0$ I/O $O_3$ I/O         23       18 $D_1/\overline{INT}_1$ I/O $O_4$ I/O         24       19 $D_2/EVNB$ I/O $A_1$ I         25       20 $D_3/BUZZ$ I/O $A_2$ I         26       21 $D_4/\overline{STOPC}$ I/O $A_3$ I         27       23 $D_5$ I/O $A_3$ I         28       24 $D_6$ I/O $A_4$ I         29       25 $D_7$ I/O $A_9$ I	19	14	R4 <sub>3</sub> /AN <sub>7</sub>	I/O				
22       17 $D_0/\overline{INT_0}$ I/O $O_3$ I/O         23       18 $D_1/\overline{INT_1}$ I/O $O_4$ I/O         24       19 $D_2/EVNB$ I/O $A_1$ I         25       20 $D_3/BUZZ$ I/O $A_2$ I         26       21 $D_4/\overline{STOPC}$ I/O       I         27       23 $D_5$ I/O $A_3$ I         28       24 $D_6$ I/O $A_4$ I         29       25 $D_7$ I/O $A_9$ I	20	15	AV <sub>cc</sub>		V <sub>cc</sub>			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	21	16	V <sub>cc</sub>		V <sub>cc</sub>			
24       19 $D_2$ /EVNB       I/O $A_1$ I         25       20 $D_3$ /BUZZ       I/O $A_2$ I         26       21 $D_4$ /STOPC       I/O         27       23 $D_5$ I/O $A_3$ I         28       24 $D_6$ I/O $A_4$ I         29       25 $D_7$ I/O $A_9$ I	22	17	D₀/ĪNT₀	I/O	O <sub>3</sub>	I/O		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	23	18	D₁/ĪNT₁	I/O	O <sub>4</sub>	I/O		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	24	19	D <sub>2</sub> /EVNB	I/O	A <sub>1</sub>	1		
27 23 D <sub>5</sub> I/O A <sub>3</sub> I 28 24 D <sub>6</sub> I/O A <sub>4</sub> I 29 25 D <sub>7</sub> I/O A <sub>9</sub> I	25	20	D₃/BUZZ	I/O	$A_2$	I		
28 24 D <sub>6</sub> I/O A <sub>4</sub> I 29 25 D <sub>7</sub> I/O A <sub>9</sub> I	26	21	D <sub>4</sub> /STOPC	I/O				
29 25 D <sub>7</sub> I/O A <sub>9</sub> I	27	23	D <sub>5</sub>	I/O	$A_3$	I		
	28	24	$D_6$	I/O	$A_4$	I		
30 26 D <sub>8</sub> I/O V <sub>CC</sub>	29	25	D <sub>7</sub>	I/O	$A_9$	I		
	30	26	D <sub>8</sub>	I/O	V <sub>cc</sub>			

Pin Number		MCU Mod	е	PROM Mod	de
DP-42S	FP-44A	Pin	I/O	Pin	I/O
31	27	R8 <sub>0</sub>	I/O	CE	I
32	28	R8 <sub>1</sub>	I/O	ŌĒ	I
33	29	R8 <sub>2</sub>	I/O	A <sub>13</sub>	I
34	30	R8 <sub>3</sub>	I/O	A <sub>14</sub>	I
35	31	R1₀	I/O	A <sub>5</sub>	I
36	32	R1₁	I/O	A <sub>6</sub>	I
37	33	R1 <sub>2</sub>	I/O	A <sub>7</sub>	I
38	34	R1 <sub>3</sub>	I/O	A <sub>8</sub>	I
39	35	R2 <sub>0</sub>	I/O	A <sub>o</sub>	I
40	36	R2 <sub>1</sub>	I/O	A <sub>10</sub>	I
41	37	R2 <sub>2</sub>	I/O	A <sub>11</sub>	I
42	38	R2 <sub>3</sub>	I/O	A <sub>12</sub>	I

Notes: 1. I/O: Input/output pin; I: Input pin; O: Output pin

<sup>2.</sup>  $O_0$  to  $O_4$  consist of two pins each. The each pair together before using them.

#### **Programming the Built-In PROM**

The MCU's built-in PROM is programmed in PROM mode. PROM mode is set by pulling  $\overline{RESET}$ ,  $\overline{M}_0$ , and  $\overline{M}_1$  low, as shown in figure 72. In PROM mode, the MCU does not operate, but it can be programmed in the same way as any other commercial 27256-type EPROM using a standard PROM programmer and a 100-to-28-pin socket adapter. Recommended PROM programmers and socket adapters are listed in table 29.

Since an HMCS400-series instruction is ten bits long, the HMCS400-series MCU has a built-in conversion circuit to enable the use of a general-purpose PROM programmer. This circuit splits each instruction into five lower bits and five upper bits that are read from or written to consecutive addresses. This means that if, for example, 16 kwords of built-in PROM are to be programmed by a general-purpose PROM programmer, a 32-kbyte address space (\$0000–\$7FFF) must be specified.

Table 29 Recommended PROM Programmers and Socket Adapters

PROM Programmer So	cket Adapter
'ROW Programmer 50	cket Ada

Manufacture	Model Name	Package	Manufacture	Model Name
DATA I/O corp	121 B	DP-42S	Hitachi	HS4359ESS01H
		FP-44A		HS4359ESH01H
AVAL corp	PKW-1000	DP-42S	Hitachi	HS4359ESS01H
		FP-44A		HS4359ESH01H




Figure 72 PROM Mode Connections

#### Warnings

- 1. Always specify addresses \$0000 to \$7FFF when programming with a PROM programmer. If address \$8000 or higher is accessed, the PROM may not be programmed or verified correctly. Set all data in unused addresses to \$FF.
  - Note that the plastic-package version cannot be erased and reprogrammed.
- 2. Make sure that the PROM programmer, socket adapter, and LSI are aligned correctly (their pin 1 positions match), otherwise overcurrents may damage the LSI. Before starting programming, make sure that the LSI is firmly fixed in the socket adapter and the socket adapter is firmly fixed onto the programmer.
- 3. PROM programmers have two voltages ( $V_{PP}$ ): 12.5 V and 21 V. Remember that ZTAT<sup>TM</sup> devices require a  $V_{PP}$  of 12.5 V—the 21-V setting will damage them. 12.5 V is the Intel 27256 setting.

#### **Programming and Verification**

The built-in PROM of the MCU can be programmed at high speed without risk of voltage stress or damage to data reliability.

Programming and verification modes are selected as listed in table 30.

For details of PROM programming, refer to the following Notes on PROM Programming section.

Table 30 PROM Mode Selection

	Pin			
Mode	CE	ŌĒ	V <sub>PP</sub>	O <sub>0</sub> -O <sub>4</sub>
Programming	Low	High	$V_{PP}$	Data input
Verification	High	Low	V <sub>PP</sub>	Data output
Programming inhibited	High	High	V <sub>PP</sub>	High impedance

#### **Addressing Modes**

#### **RAM Addressing Modes**

The MCU has three RAM addressing modes, as shown in figure 73 and described below.

**Register Indirect Addressing Mode:** The contents of the W, X, and Y registers (10 bits in total) are used as a RAM address.

**Direct Addressing Mode:** A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word (10 bits) are used as a RAM address.

**Memory Register Addressing Mode:** The memory registers (MR), which are located in 16 addresses from \$040 to \$04F, are accessed with the LAMR and XMRA instructions.




Figure 73 RAM Addressing Modes

#### **HITACHI**

#### ROM Addressing Modes and the P Instruction

The MCU has four ROM addressing modes, as shown in figure 74 and described below.

**Direct Addressing Mode:** A program can branch to any address in the ROM memory space by executing the JMPL, BRL, or CALL instruction. Each of these instructions replaces the 14 program counter bits  $(PC_{13}-PC_0)$  with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 64 pages of ROM with 256 words per page. A program can branch to any address in the current page by executing the BR instruction. This instruction replaces the eight low-order bits of the program counter  $(PC_7-PC_0)$  with eight-bit immediate data. If the BR instruction is on a page boundary (address 256n + 255), executing that instruction transfers the PC contents to the next physical page, as shown in figure 76. This means that the execution of the BR instruction on a page boundary will make the program branch to the next page.

Note that the HMCS400-series cross macroassembler has an automatic paging feature for ROM pages.

**Zero-Page Addressing Mode:** A program can branch to the zero-page subroutine area located at \$0000–\$003F by executing the CAL instruction. When the CAL instruction is executed, 6 bits of immediate data are placed in the six low-order bits of the program counter ( $PC_5-PC_0$ ), and 0s are placed in the eight high-order bits ( $PC_{13}-PC_6$ ).

**Table Data Addressing Mode:** A program can branch to an address determined by the contents of four-bit immediate data, the accumulator, and the B register by executing the TBR instruction.

**P Instruction:** ROM data addressed in table data addressing mode can be referenced with the P instruction as shown in figure 75. If bit 8 of the ROM data is 1, eight bits of ROM data are written to the accumulator and the B register. If bit 9 is 1, eight bits of ROM data are written to the R1 and R2 port output registers. If both bits 8 and 9 are 1, ROM data is written to the accumulator and the B register, and also to the R1 and R2 port output registers at the same time.

The P instruction has no effect on the program counter




Figure 74 ROM Addressing Modes




Figure 75 P Instruction




Figure 76 Branching when the Branch Destination is on a Page Boundary

#### **Absolute Maximum Ratings**

Item	Symbol	Value	Unit	Notes
Supply voltage	V <sub>cc</sub>	-0.3 to +7.0	V	
Programming voltage	V <sub>PP</sub>	-0.3 to +14.0	V	1
Pin voltage	V <sub>T</sub>	$-0.3$ to $V_{cc} + 0.3$	V	2
		-0.3 to +15.0	V	3
Total permissible input current	$\Sigma$ I <sub>o</sub>	105	mA	4
Total permissible output current	$-\Sigma I_{O}$	50	mA	5
Maximum input current	Io	4	mA	6, 7
		30	mA	6, 8
Maximum output current	-I <sub>0</sub>	4	mA	7, 9
Operating temperature	T <sub>opr</sub>	-20 to +75	°C	
Storage temperature	T <sub>stg</sub>	-55 to +125	°C	

Notes: Permanent damage may occur if these absolute maximum ratings are exceeded. Normal operation must be under the conditions stated in the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

- 1. Applies to pin TEST ( $V_{PP}$ ) of HD407A4359.
- 2. Applies to all standard voltage pins.
- 3. Applies to intermediate-voltage pins.
- 4. The total permissible input current is the total of input currents simultaneously flowing in from all the I/O pins to GND.
- 5. The total permissible output current is the total of output currents simultaneously flowing out from  $V_{cc}$  to all I/O pins.
- 6. The maximum input current is the maximum current flowing from each I/O pin to GND.
- 7. Applies to ports  $D_0$  to  $D_8$ , R0, R1, R3, R4, and R8.
- 8. Applies to port R2.
- 9. The maximum output current is the maximum current flowing from  $V_{cc}$  to each I/O pin.

#### **Electrical Characteristics**

DC Characteristics (HD407A4359:  $V_{\rm CC}=2.7$  to 5.5 V, GND = 0 V,  $T_a=-20$  to +75°C; HD404354/HD404356/HD40A4354/HD40A4356/HD40A4358:  $V_{\rm CC}=2.7$  to 6.0 V, GND = 0 V,  $T_a=-20$  to +75°C, unless otherwise specified)

Item	Symbol	Pins	Min	Тур	Max	Unit	<b>Test Condition</b>	Notes
Input high	$V_{IH}$	RESET, SCK,	0.8V <sub>cc</sub>	_	V <sub>CC</sub> + 0.3	V		,
voltage		$\overline{INT}_{0},  \overline{INT}_{1},$						
		STOPC, EVNB						
		SI	$0.7~\mathrm{V_{cc}}$	_	$V_{cc} + 0.3$	V		
		OSC <sub>1</sub>	$V_{\text{CC}} - 0.5$	_	$V_{cc} + 0.3$	V		
Input low	$V_{\text{IL}}$	RESET, SCK,	-0.3	_	$0.2V_{\rm CC}$	V		_
voltage		$\overline{INT}_{0},  \overline{INT}_{1},$						
		STOPC, EVNB						
		SI	-0.3	_	$0.3V_{\rm cc}$	V		_
		OSC <sub>1</sub>	-0.3	_	0.5	V		_
Output high voltage	V <sub>OH</sub>	SCK, SO, TOC	V <sub>cc</sub> – 0.5	_	_	V	$-I_{OH} = 0.5 \text{ mA}$	
Output low voltage	V <sub>OL</sub>	SCK, SO, TOC	_	_	0.4	V	I <sub>oL</sub> = 0.4 mA	
I/O leakage	I <sub>IL</sub>	RESET, SCK, SI,	_	_	1	μΑ	$V_{in} = 0 \text{ V to } V_{CC}$	1
current		SO,TOC,OSC <sub>1</sub> ,						
		$\overline{INT}_{0},  \overline{INT}_{1},$						
		STOPC, EVNB						
Current	$I_{cc}$	$V_{cc}$	_	_	5.0	mΑ	$V_{CC} = 5 V$ ,	2
dissipation in active mode							$f_{OSC} = 4 \text{ MHz}$	
Current	$I_{SBY}$	$V_{cc}$	_	_	2.0	mΑ	$V_{CC} = 5 V$ ,	3
dissipation in standby mode							$f_{OSC} = 4 \text{ MHz}$	
Current dissipation in stop mode	I <sub>STOP</sub>	V <sub>cc</sub>	_	_	10	μΑ	$V_{CC} = 5 \text{ V}$	4
Stop mode retaining voltage	V <sub>STOP</sub>	V <sub>cc</sub>	2	_	_	V		

Notes: 1. Excludes current flowing through pull-up MOS and output buffers.

2.  $\rm\,I_{cc}$  is the source current when no I/O current is flowing while the MCU is in reset state.

Test conditions: MCU: Reset

Pins: RESET, TEST at GND

3.  $I_{SBY}$  is the source current when no I/O current is flowing while the MCU timer is operating.

Test conditions: MCU: I/O reset

Standby mode

Pins:  $\overline{\text{RESET}}$  at  $V_{cc}$ TEST at GND

 $D_0$ – $D_8$ , R0–R4, R8, RA<sub>1</sub> at  $V_{cc}$ 

4. This is the source current when no I/O current is flowing.

Test conditions: Pins:  $\overline{\text{RESET}}$  at  $V_{cc}$ 

TEST at GND

 $D_0\!\!-\!\!D_8,\,R0\!\!-\!\!R4,\,R8,\,RA_{\scriptscriptstyle 1}$  at  $V_{\scriptscriptstyle CC}$ 

I/O Characteristics for Standard Pins (HD407A4359:  $V_{\rm CC}=2.7$  to 5.5 V, GND = 0 V,  $T_a=-20$  to +75°C; HD404354/HD404356/HD404358 /HD40A4354/HD40A4356/HD40A4358:  $V_{\rm CC}=2.7$  to 6.0 V, GND = 0 V,  $T_a=-20$  to +75°C, unless otherwise specified)

Item	Symbol	Pins	Min	Тур	Max	Unit	<b>Test Condition</b>	Note
Input high	V <sub>IH</sub>	D <sub>0</sub> –D <sub>8</sub> ,	0.7V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3	V		
voltage		R0, R1, R3,						
		R4, R8, RA <sub>1</sub>						
Input low	V <sub>IL</sub>	D <sub>0</sub> -D <sub>8</sub> ,	-0.3	_	0.3V <sub>cc</sub>	V		
voltage		R0, R1, R3,						
		R4, R8, RA <sub>1</sub>						
Output high	V <sub>OH</sub>	D <sub>0</sub> -D <sub>8</sub> ,	$V_{cc} - 0.5$	_	_	V	$-I_{OH} = 0.5 \text{ mA}$	
voltage		R0, R1, R3,						
		R4, R8						
Output low	V <sub>OL</sub>	D <sub>0</sub> -D <sub>8</sub> ,	_	_	0.4	V	I <sub>OL</sub> = 1.6 mA	
voltage		R0, R1, R3,						
		R4, R8						
Input leakage	I <sub>IL</sub>	D <sub>0</sub> -D <sub>8</sub> ,	_	_	1	μΑ	$V_{in} = 0 \text{ V to } V_{CC}$	1
current		R0, R1, R3,						
		R4, R8, RA <sub>1</sub>						
Pull-up MOS	-I <sub>PU</sub>	D <sub>0</sub> -D <sub>8</sub> ,	30	150	300	μΑ	V <sub>CC</sub> = 5 V,	
current		R0, R1, R3,					$V_{in} = 0 V$	
		R4, R8						

Note: 1. Output buffer current is excluded.

I/O Characteristics for Intermediate-Voltage Pins (HD407A4359:  $V_{CC}$  = 2.7 to 5.5 V, GND = 0 V,  $T_a$  = -20 to +75°C; HD404354/HD404356/HD404358 /HD40A4354/HD40A4356/HD 40A4358:  $V_{CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20 to +75°C, unless otherwise specified)

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition Note
Input high voltage	$V_{IH}$	R2	0.7V <sub>cc</sub>	_	12	V	
Input low voltage	V <sub>IL</sub>	R2	-0.3	_	0.3V <sub>cc</sub>	V	
Output high voltage	V <sub>OH</sub>	R2	11.5	_	_	V	500 kΩ at 12 V
Output low voltage	V <sub>OL</sub>	R2	_	_	0.4	V	I <sub>OL</sub> = 0.4 mA
			_	_	2.0	V	I <sub>OL</sub> = 15 mA,
							$V_{cc} = 4.5 \text{ to } 5.5 \text{ V}$
I/O leakage current	I <sub>IL</sub>	R2	_	_	20	μΑ	V <sub>in</sub> = 0 V to 12 V 1

Note: 1. Excludes output buffer current.

A/D Converter Characteristics (HD407A4359:  $V_{\rm CC}$  = 2.7 to 5.5 V, GND = 0 V,  $T_a$  = -20 to +75°C; HD404354/HD404356/HD404358/HD40A4354/HD40A4356/HD40A4358:  $V_{\rm CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20 to +75°C, unless otherwise specified)

Item	Symbol	Pins	Min	Тур	Max	Unit	<b>Test Condition</b>	Note
Analog supply voltage	$AV_CC$	$AV_{cc}$	V <sub>cc</sub> – 0.3	V <sub>cc</sub>	V <sub>cc</sub> + 0.3	V		1
Analog input voltage	$AV_{in}$	AN <sub>0</sub> -AN <sub>7</sub>	$AV_{\mathtt{SS}}$	_	AV <sub>cc</sub>	V		
Current flowing between AV <sub>cc</sub> and AV <sub>ss</sub>	I <sub>AD</sub>		_	_	200	μΑ	$V_{CC} = AV_{CC} = 5.0$ V	
Analog input capacitance	CA <sub>in</sub>	AN <sub>0</sub> –AN <sub>7</sub>	_	_	30	pF		
Resolution			8	8	8	Bit		
Number of input channels			0	_	8	Channel		
Absolute accuracy			_	_	±2.0	LSB		
Conversion time			34	_	67	t <sub>cyc</sub>		
Input impedance		AN <sub>0</sub> -AN <sub>7</sub>	1	_	_	ΜΩ		

Note: 1. Connect this to  $V_{cc}$  if the A/D converter is not used.

Standard  $f_{OSC}$  = 5.0 MHz Version AC Characteristics (HD404354/HD404356/HD404358:  $V_{CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20 to +75°C)

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Note
Clock oscillation frequency	f <sub>osc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	0.4	4	5.0	MHz	1/4 system clock division ratio	
Instruction cycle time	$t_{\rm cyc}$		8.0	1	10	μs		
Oscillation stabilization time (ceramic oscillator)	t <sub>RC</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	_	_	7.5	ms		1
Oscillation stabilization time (crystal oscillator)	t <sub>RC</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	_	_	40	ms		1
External clock high width	t <sub>CPH</sub>	OSC <sub>1</sub>	80		_	ns		2
External clock low width	t <sub>CPL</sub>	OSC <sub>1</sub>	80	_	_	ns		2
External clock rise time	t <sub>CPr</sub>	OSC <sub>1</sub>	_	_	20	ns		2
External clock fall time	t <sub>CPf</sub>	OSC <sub>1</sub>	_	_	20	ns		2
INT₀, INT₁, EVNB high widths	t <sub>IH</sub>	ĪNT₀, ĪNT₁, EVNB	2	_	_	t <sub>cyc</sub>		3
ĪNT₀, ĪNT₁, EVNB low widths	t <sub>IL</sub>	ĪNT₀, ĪNT₁, EVNB	2	_	_	t <sub>cyc</sub>		3
RESET low width	t <sub>RSTL</sub>	RESET	2	_	_	t <sub>cyc</sub>		4
STOPC low width	t <sub>STPL</sub>	STOPC	1	_	_	t <sub>RC</sub>		5
RESET rise time	t <sub>RSTr</sub>	RESET	_	_	20	ms		4
STOPC rise time	t <sub>STPr</sub>	STOPC	_	_	20	ms		5
Input capacitance	C <sub>in</sub>	All input pins except and R2	_	_	15	pF	$f = 1 \text{ MHz}, V_{in} = 0 \text{ V}$	
		R2	_	_	30	pF	$f = 1 \text{ MHz}, V_{in} = 0 \text{ V}$	

Notes: 1. The oscillation stabilization time is the period required for the oscillator to stabilize in the following situations:

- a. After  $V_{cc}$  reaches 2.7 V at power-on.
- b. After  $\overline{\text{RESET}}$  input goes low when stop mode is cancelled.
- c. After STOPC input goes low when stop mode is cancelled.

To ensure the oscillation stabilization time at power-on or when stop mode is cancelled,  $\overline{\text{RESET}}$  or  $\overline{\text{STOPC}}$  must be input for at least a duration of  $t_{RC}$ .

When using a crystal or ceramic oscillator, consult with the manufacturer to determine what stabilization time is required, since it will depend on the circuit constants and stray capacitance.

- 2. Refer to figure 77.
- 3. Refer to figure 78.
- 4. Refer to figure 79.
- 5. Refer to figure 80.

High-Speed  $f_{\rm OSC}=8.5$  MHz Version AC Characteristics (HD407A4359:  $V_{\rm CC}=2.7$  to 5.5 V, GND = 0 V,  $T_a=-20$  to +75°C; HD40A4354/HD40A4356/HD40A4358:  $V_{\rm CC}=2.7$  to 6.0 V, GND = 0 V,  $T_a=-20$  to +75°C)

Item	Symbol	Pins	Min	Тур	Max	Unit	<b>Test Condition</b>	Note
Clock oscillation frequency	f <sub>osc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	0.4	4	5.0	MHz	1/4 system clock division ratio	
			0.4	4	8.5	MHz	1/4 system clock division ratio, V <sub>CC</sub> = 4.5 to 5.5 V	
Instruction cycle time	t <sub>cyc</sub>		0.8	1	10	μs		
			0.47	1	10	μs	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	
Oscillation stabilization time (ceramic oscillator)	t <sub>RC</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	_	_	7.5	ms		1
Oscillation stabilization time (crystal oscillator)	t <sub>RC</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	_	_	40	ms		1
External clock high width	t <sub>CPH</sub>	OSC <sub>1</sub>	80	_	_	ns		2
			47	_	_	ns	$V_{cc} = 4.5 \text{ to } 5.5 \text{ V}$	2
External clock low width	t <sub>CPL</sub>	OSC <sub>1</sub>	80	_	_	ns		2
			47	_	_	ns	$V_{cc} = 4.5 \text{ to } 5.5 \text{ V}$	2
External clock rise time	t <sub>CPr</sub>	OSC <sub>1</sub>	_	_	20	ns		2
			_	_	15	ns	$V_{cc} = 4.5 \text{ to } 5.5 \text{ V}$	2
External clock fall time	t <sub>CPf</sub>	OSC <sub>1</sub>	_	_	20	ns		2
			_	_	15	ns	$V_{cc} = 4.5 \text{ to } 5.5 \text{ V}$	2
$\overline{INT}_0$ , $\overline{INT}_1$ , EVNB high widths	t <sub>IH</sub>	INT₀, INT₁, EVNB	2	_	_	t <sub>cyc</sub>		3
INT <sub>0</sub> , INT <sub>1</sub> , EVNB low widths	t <sub>IL</sub>	INT₀, INT₁, EVNB	2	_	_	t <sub>cyc</sub>		3
RESET low width	t <sub>RSTL</sub>	RESET	2	_	_	t <sub>cyc</sub>		4
STOPC low width	t <sub>STPL</sub>	STOPC	1	_	_	t <sub>RC</sub>		5
RESET rise time	t <sub>RSTr</sub>	RESET	_	_	20	ms		4
STOPC rise time	t <sub>STPr</sub>	STOPC	_	_	20	ms		5
Input capacitance	C <sub>in</sub>	All input pins except TEST and R2	_		15	pF	$f = 1 \text{ MHz}, V_{in} = 0 \text{ V}$	,
		TEST	_	_	15	pF	$f = 1 \text{ MHz}, V_{in} = 0 \text{ V}$	6
			_	_	180	pF	$f = 1 \text{ MHz}, V_{in} = 0 \text{ V}$	
		R2	_	_	30	pF	$f = 1 \text{ MHz}, V_{in} = 0 \text{ V}$	'

- Notes: 1. The oscillation stabilization time is the period required for the oscillator to stabilize in the following situations:
  - a. After  $V_{\text{CC}}$  reaches 2.7 V at power-on.
  - b. After RESET input goes low when stop mode is cancelled.
  - c. After STOPC input goes low when stop mode is cancelled.

To ensure the oscillation stabilization time at power-on or when stop mode is cancelled,  $\overline{\text{RESET}}$  or  $\overline{\text{STOPC}}$  must be input for at least a duration of  $t_{\text{RC}}$ .

When using a crystal or ceramic oscillator, consult with the manufacturer to determine what stabilization time is required, since it will depend on the circuit constants and stray capacitance.

- 2. Refer to figure 77.
- 3. Refer to figure 78.
- 4. Refer to figure 79.
- 5. Refer to figure 80.
- 6. Applies to the HD40A4354, HD40A4356, HD40A4358.
- 7. Applies to the HD407A4359.

Serial Interface Timing Characteristics (HD407A4359:  $V_{CC}$  = 2.7 to 5.5 V, GND = 0 V,  $T_a$  = -20 to +75°C; HD404354/HD404358/HD40A4354/HD40A4356/HD40A4358:  $V_{CC}$  = 2.7 to 6.0 V, GND = 0 V,  $T_a$  = -20 to +75°C, unless otherwise specified)

#### **During Transmit Clock Output**

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Note
Transmit clock cycle time	t <sub>Scyc</sub>	SCK	1	_	_	t <sub>cyc</sub>	Load shown in figure 82	1
Transmit clock high width	t <sub>sckh</sub>	SCK	0.4	_	_	t <sub>Scyc</sub>	Load shown in figure 82	1
Transmit clock low width	t <sub>SCKL</sub>	SCK	0.4	_	_	t <sub>Scyc</sub>	Load shown in figure 82	1
Transmit clock rise time	$t_{\text{SCKr}}$	SCK	_	_	80	ns	Load shown in figure 82	1
Transmit clock fall time	t <sub>SCKf</sub>	SCK	_	_	80	ns	Load shown in figure 82	1
Serial output data delay time	t <sub>DSO</sub>	SO	_	_	300	ns	Load shown in figure 82	1
Serial input data setup time	t <sub>ssı</sub>	SI	100	_	_	ns		1
Serial input data hold time	t <sub>HSI</sub>	SI	200	_	_	ns		1

## **During Transmit Clock Input**

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition	Note
Transmit clock cycle time	t <sub>Scyc</sub>	SCK	1	_	_	t <sub>cyc</sub>		1
Transmit clock high width	t <sub>SCKH</sub>	SCK	0.4	_	_	t <sub>Scyc</sub>		1
Transmit clock low width	t <sub>SCKL</sub>	SCK	0.4	_	_	t <sub>Scyc</sub>		1
Transmit clock rise time	t <sub>SCKr</sub>	SCK	_	_	80	ns		1
Transmit clock fall time	t <sub>SCKf</sub>	SCK		_	80	ns		1
Serial output data delay time	t <sub>DSO</sub>	SO	_	_	300	ns	Load shown in figure 82	1
Serial input data setup time	t <sub>ssi</sub>	SI	100	_	_	ns		1
Serial input data hold time	t <sub>HSI</sub>	SI	200	_	_	ns		1

Note: 1. Refer to figure 81.

#### **HITACHI**




Figure 77 External Clock Timing





Figure 78 Interrupt Timing



 $Figure~79~~\overline{RESET}~Timing$ 




Figure 80 STOPC Timing




Figure 81 Serial Interface Timing





Figure 82 Timing Load Circuit

#### **Notes on ROM Out**

Please pay attention to the following items regarding ROM out.

On ROM out, fill the ROM area indicated below with 1s to create the same data size for the HD404354, HD40A4354, HD40A4356 and HD40A4356 as an 8-kword version (HD404358, HD40A4358). The 8-kword and 16-kword data sizes are required to change ROM data to mask manu facturing data since the program used is for an 8-k or 16-kword version.

This limitation applies when using an EPROM or a data base.



#### HD404354/HD404356/HD404358/HD40A4354/HD40A4356/HD40A4358

Please check off the appropriate applications and enter the necessary information.

	_	$\sim$			
1	$\sim$	ſΝ	١л	CI	7e

☐ 5 MHz operation	HD404354	4-kword
☐ 8.5 MHz operation	HD40A4354	
☐ 5 MHz operation	HD404356	6-kword
☐ 8.5 MHz operation	HD40A4356	
☐ 5 MHz operation	HD404358	8-kword
☐ 8.5 MHz operation	HD40A4358	

Date of order	
Customer	
Department	
Name	
ROM code name	
LSI number	

#### 2. ROM code media

Please specify the first type below (the upper bits and lower bits are mixed together), when using the EPROM on-package microcomputer type (including ZTAT™ version).

☐ EPROM: The upper bits and lower bits are mixed together. The upper five bits and lower five bits
are programmed to the same EPROM in alternating order (i.e., LULULU).
FREAM: The upper hite and lower hite are concreted. The upper five hite and lower five hite are

☐ EPROM: The upper bits and lower bits are separated. The upper five bits and lower five bits are programmed to different EPROMS.

#### 3. System Oscillator (OSC1, OSC2)

☐ Ceramic oscillator	f =	MHz
☐ Crystal oscillator	f =	MHz
☐ External clock	f =	MHz

#### 4. Stop mode

Used
Not used

#### 5. Package

DP-42S
FP-44A

#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# IITACHI

Hitachi. Ltd.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

**URL** NorthAmerica http:semiconductor.hitachi.com/ Europe http://www.hitachi-eu.com/hel/ecg

http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm Asia (Singapore) Asia (Taiwan) Asia (HongKóng) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223

Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia I td Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd Group III (Electronic Components)
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui,

Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.